Xilinx, Inc.

Satish Bachina

Srinivasan Dasasathyan

Sumit Nagpal

Frederic Revenu

Padmini Gopalakrishnan

Meghraj Kalase

Karthic P

Veeresh Pratap Singh

John Blaine

Gaurav Dutt Sharma

Vishal Tripathi

Shail Bains

Multiple classifier models are applied to features of a circuit design after processing the design through a first phase of an implementation flow. Each classifier model is associated with one of multiple directives, the directives are associated with a second phase of the implementation flow, and each classifier model returns a value indicative of likelihood of improving a quality metric. Regressor models of each set of a plurality of sets of regressor models are applied to the features. Each directive is associated with one of the sets of regressor models, and a combined score from each set of regressor models indicates a likelihood of satisfying a constraint. The directives are ranked based on the values indicated by the classifier models and scores from the sets of regressor models, and the circuit design is processed n the second phase of the implementation flow by the design tool using the directive having the highest rank.

Satisfying circuit design constraints using a combination of machine learning models

Disclosed approaches for guiding actions in processing a circuit design include a design tool identifying first violations of design checks and determining severity levels of the first violations. The design tool determines for each violation, suggested actions associated with the violation and presents on a display, first data indicative of the suggested actions in order of the severity levels of the first violations. The first data include selectable objects, and each selectable object has an associated executable procedure. The design tool can execute the procedure associated with one of the selectable objects in response to selection and modify the circuit design in response to execution of the procedure.

System and method for an electronic design tool providing automated guidance and interface for circuit design processing

Growing community of inventors

Hyderabad Telangana, India

Satish Bachina