Infinera Corporation

Saratchandar Adayapalam Viswanathan

Biao Lu

Rajan Rao

Ashok Kunjidhapatham

Sanjeev Ramachandran

Baranidhar Ramanathan

Amit Satbhaiya

Ashwini Kumar Bhat

Ramnarayan Srinivasan

Ramakrishna Pratapa

Saurabh Pandey

Vinay Khana

Nikhil Satyarhi

Methods, nodes and control modules are disclosed. In the method, circuitry of a first node in a mesh network converts an optical layer in a working path between the first node and a second node, to a data stream in a digital layer. The working path carries data traffic from the first node to the second node in the optical layer of the mesh network when there is no failure in the working path. Circuitry of the first node in the mesh network detects a failure in the working path due to detection of an error in the data stream in the digital layer. The circuitry of the first node establishes, through transmission of at least one signal from the first node to the second node, a restoration path in the optical layer based on, at least in part, detection of the error in the data stream in the digital layer.

Fast restoration using SDFEC defects in coherent optical networks

Systems and methods for time slot allocation of time slots for bundled links in a shared mesh GMPLS for protect paths with different of COS may include time slot allocation divided into multiple phases with each phase having some qualification criterion to go to next phase or exit if the criterion is not met. For example, allocation of time slots for a circuit may include three phases&#x2014;component selection phase, a connection admission phase, and an optimization phase.

Systems and methods of time slot allocation for shared mesh protection on bundled links

Growing community of inventors

Bilekahalli, India

Saratchandar Adayapalam Viswanathan