Texas Instruments Corporation

Salil Chellappan

Nathan Richard Schemm

Zhong Ye

Hrishikesh Ratnakar Nene

Serkan Dusmez

Navaneeth Kumar Narayanasamy

Apoorva Awasthy

Himanshu Chaudhary

A control circuit for an inverter. The control circuit includes a first pulse width modulation (PWM) module configured to produce first and second complementary PWM signals, and a second PWM module configured to produce a third and fourth complementary PWM signals. PWM switching logic is coupled to the first and second PWM modules and is adapted to be coupled to a switch network. The switch network includes first, second, third, and fourth switches coupled in series between a first voltage terminal and a second voltage terminal. The PWM switching logic is configured to produce control signals for each of the first, second, third, and fourth switches in response to the first and second complementary PWM signals and to the third and fourth complementary PWM signals.

Control for a multi-level inverter

A device is configured to detect a zero voltage switching (ZVS) circuit output that includes a hard switching signal. The hard switching signal includes a false signal and a spike signal. Thereafter, the device generates digital pulse signals that correspond to the false signal and the spike signal. Accordingly, the device filters the generated digital pulse signal that corresponds to the false signal, and uses the digital pulse signal that corresponds to the spike signal for adjusting a timing of a pulse width modulation (PWM) switching cycle.

Adaptive zero voltage switching (ZVS) loss detection for power converters

Methods, systems, and apparatus to facilitate a fault triggered diode emulation mode of a transistor. An example apparatus includes a driver to output a control signal to a gate terminal of a transistor of a power converter; and a diode emulation control circuit to, in response to determining a fault corresponding to the transistor, enable the transistor when current flows in a direction from a source terminal of the transistor to a drain terminal of the transistor.

Methods, apparatus, and systems to facilitate a fault triggered diode emulation mode of a transistor

A device [] is configured to detect a zero voltage switching (ZVS) circuit [] output that includes a hard switching signal. The hard switching signal [] includes a false signal [] and a spike signal []. Thereafter, the device generates digital pulse signals [] that correspond to the false signal and the spike signal. Accordingly, the device filters the generated digital pulse signal that corresponds to the false signal [], and uses the digital pulse signal [] that corresponds to the spike signal for adjusting a timing [] of a pulse width modulation (PWM) switching cycle [Vgs ].

In some examples, a gate driver includes a gate sense pin and a gate sense circuit configured to couple to a node of a transistor via the gate sense pin. The gate sense circuit includes an overcurrent detection circuit configured to detect a first fault condition based on the node before the transistor turns on in a soft switching mode. The gate sense circuit also includes a Miller plateau detection circuit configured to detect a second fault condition based on the node when the transistor is turning on in a hard switching mode.

Growing community of inventors

Bengaluru, India

Salil Chellappan