Intel Corporation

Saikat Saharoy

Anahita Shayesteh

Mani Azimi

Dong Hyuk Woo

Aniruddha Vaidya

In one embodiment, the present invention includes a processor with a vector execution unit to execute a vector instruction on a vector having a plurality of individual data elements, where the vector instruction is of a first width and the vector execution unit is of a smaller width. The processor further includes a control logic coupled to the vector execution unit to compress a number of execution cycles consumed in execution of the vector instruction when at least some of the individual data elements are not to be operated on by the vector instruction. Other embodiments are described and claimed.

Growing community of inventors

Cupertino, CA, United States of America

Saikat Saharoy