Sony Corporation

Sony Electronics Inc

Sabyasachi Dutta

Shirish C Gadre

Taner E Ozcelik

Subroto Bose

Moshe Bublil

A decoding circuit for decoding (or decompressing) compressed video data includes an RL circuit, such as MPEG encoded video data. The RL circuit includes a buffer memory for storing run-level pairs during the decoding process. Because the buffer memory in the RL circuit can store ran-level pairs, Huffman-decoding and header decoding, performed by a variable length decoding (VLD) circuit, is decoupled from inverse discrete transform decoding, performed by an IDCT circuit. This decoupling speeds up the decoding pipeline by allowing more continuous operation by both the VLD and IDCT circuits.

Growing community of inventors

San Jose, CA, United States of America

Sabyasachi Dutta