Kabushiki Kaisha Toshiba

Kioxia Corporation

Toshiba Memory Corporation

International Business Machines Corporation

Ryota Katsumata

Masaru Kito

Hideaki Aochi

Masaru Kidoh

Hiroyasu Tanaka

Yoshiaki Fukuzumi

Megumi Ishiduki

Yosuke Komori

Yasuyuki Matsuoka

Ryouhei Kirisawa

Tomoko Fujiwara

Junya Matsunami

Mitsuru Sato

Yoshimasa Mikajiri

Shigeto Oota

Akihiro Nitayama

Masayoshi Tagami

Tomoo Hishida

Jun Iijima

Sadatoshi Murakami

Kazuyuki Higashi

Masao Iwase

Yoshihiro Akutsu

Yoshihisa Iwata

Takamasa Usui

Kiyotaro Itagaki

Tetsuya Shimizu

Genki Fujita

Masaru Kido

Masaki Kondo

Takashi Maeda

Tadashi Iguchi

Nobutoshi Aoki

Keisuke Nakatsuka

Tetsuaki Utsumi

Yoshitaka Kubota

Yoshiro Shimojo

Toru Matsuda

Hitoshi Ito

Sanae Ito

Tomo Ohsawa

Atsushi Konno

Soichiro Kitazaki

Fumitaka Arai

Riichiro Shirota

Yoshio Ozawa

Takashi Shimizu

Katsuyuki Sekine

Rajarao Jammy

Naoki Yasuda

Nobuo Hayasaka

Johnathan E Faltermeier

Keitaro Imai

Viraj Yashawant Sardesai

Hiroaki Hazama

Joseph Francis Shepard, Jr

Hideshi Miyajima

Masaaki Higuchi

Iwao Higashikawa

Yoshihiro Uozumi

Toshiharu Tanaka

Hiroshi Shinohara

Toshiyuki Enda

Hisataka Meguro

Hiroyoshi Tanimoto

Kazumichi Tsumura

Daigo Ichinose

Hideki Inokuma

Takuji Kuniya

Naoki Yamamoto

Naoki Kusunoki

Yu Hirotsu

Jean-Marc Rousseau

Ryu Kato

Yoichi Takegawa

Shinya Takahashi

Hiromitsu Iino

Hitomi Yasutake

Kazuhide Takamura

Masaki Hotta

Yusuke Ochi

Masahiro Fukuda

A semiconductor memory includes a memory cell region that includes multiple memory cells stacked above a semiconductor substrate, first and second dummy regions on opposite sides of the memory cell region, each dummy region including multiple dummy cells stacked above the semiconductor substrate, and a wiring that electrically connects dummy cells of the first and second dummy regions that are at a same level above the semiconductor substrate.

Semiconductor memory having memory cell regions and other regions alternately along a bit line direction

A nonvolatile semiconductor memory device that have a new structure are provided, in which memory cells are laminated in a three dimensional state so that the chip area may be reduced. The nonvolatile semiconductor memory device of the present invention is a nonvolatile semiconductor memory device that has a plurality of the memory strings, in which a plurality of electrically programmable memory cells is connected in series. The memory strings comprise a pillar shaped semiconductor; a first insulation film formed around the pillar shaped semiconductor; a charge storage layer formed around the first insulation film; the second insulation film formed around the charge storage layer; and first or nth electrodes formed around the second insulation film (n is natural number more than 1). The first or nth electrodes of the memory strings and the other first or nth electrodes of the memory strings are respectively the first or nth conductor layers that are spread in a two dimensional state.

Nonvolatile semiconductor memory device and manufacturing method thereof

A nonvolatile semiconductor memory device, includes: a stacked structural unit including a plurality of insulating films alternately stacked with a plurality of electrode films in a first direction; a selection gate electrode stacked on the stacked structural unit in the first direction; an insulating layer stacked on the selection gate electrode in the first direction; a first semiconductor pillar piercing the stacked structural unit, the selection gate electrode, and the insulating layer in the first direction, a first cross section of the first semiconductor pillar having an annular configuration, the first cross section being cut in a plane orthogonal to the first direction; a first core unit buried in an inner side of the first semiconductor pillar, the first core unit being recessed from an upper face of the insulating layer; and a first conducting layer of the first semiconductor pillar provided on the first core unit to contact the first core unit.

Nonvolatile semiconductor memory device and method for manufacturing same

A memory device includes a first memory cell array, a second memory cell array disposed in a first direction with respect to the first memory cell array, a first contact plug extending in the first direction through the first memory cell array, and a second contact plug extending in the first direction through the second memory cell array. The first memory cell array includes first electrode layers stacked in a first direction, and a first semiconductor pillar extending through the first electrode layers in the first direction. The second memory cell array including second electrode layers stacked in the first direction, and a second semiconductor pillar extending in the first direction through the second electrode layers. The first contact plug is electrically connected to the first semiconductor pillar, and the second contact plug is electrically connected to the second semiconductor pillar and the first contact plug.

Memory device

According to one embodiment, a nonvolatile semiconductor memory device includes a substrate, a stacked body, a semiconductor pillar, a charge storage film, and a drive circuit. The stacked body is provided on the substrate. The stacked body includes a plurality of insulating films alternately stacked with a plurality of electrode films. A through-hole is made in the stacked body to align in a stacking direction. The semiconductor pillar is buried in an interior of the through-hole. The charge storage film is provided between the electrode film and the semiconductor pillar. The drive circuit supplies a potential to the electrode film. The diameter of the through-hole differs by a position in the stacking direction. The drive circuit supplies a potential to reduce a potential difference with the semiconductor pillar as a diameter of the through-hole piercing the electrode film decreases.

Nonvolatile semiconductor memory device and method for driving same

A semiconductor storage device includes a first conductive layer, a second conductive layer, a third conductive layer, a contact plug, a memory trench extending between the second conductive layer and the third conductive layer. The memory trench is formed around the contact plug, and surrounds a first area in which the contact plug is disposed. A second area is separated from the first area and includes a pillar penetrating the first conductive layer. The second conductive layer extends between the first and second areas, and is connected to the first conductive layer. The third conductive layer is on the opposite side of the first area to the second area, and is connected to the first conductive layer.

Semiconductor storage device

A semiconductor storage device includes a plurality of conductor layers that are stacked in a first direction and a plurality of bit lines that are spaced from each other in a second direction. Pillars extend in the first direction through the conductor layers and are electrically connected to the bit lines. An insulator is provided that divides the region in which the plurality of pillars are disposed into adjacent regions. An interval between the pillars in an end row adjacent to the insulator is greater than an interval between the pillars in an inner row that is not directly adjacent to the insulator.

According to one embodiment, a semiconductor memory device includes a first memory chip, a circuit chip, and an external connection electrode on a surface of the first memory chip. The first memory chip comprises first conductors stacked via an insulator, and a first pillar passing the first conductors. The circuit chip comprises a substrate, a control circuit, and a second conductor connected to the control circuit, the circuit chip being attached to the first memory chip. The external connection electrode comprises a portion extending from a side of the surface of the first memory chip through the first memory chip and connected to the second conductor. Part of the first conductors is between the external connection electrode and the substrate.

Semiconductor memory

This non-volatile semiconductor memory device includes a memory cell array including NAND cell units formed in a first direction vertical to a surface of a semiconductor substrate. A local source line is electrically coupled to one end of the NAND cell unit formed on the surface of the substrate. The memory cell array includes: a laminated body where plural conductive films, which are to be control gate lines of memory cells or selection gate lines of selection transistors, are laminated sandwiching interlayer insulating films; a semiconductor layer that extends in the first direction; and an electric charge accumulating layer sandwiched between: the semiconductor layer and the conductive film. The local source line includes a silicide layer. The electric charge accumulating layer is continuously formed from the memory cell array to cover a peripheral area of the silicide layer.

Non-volatile semiconductor memory device and manufacturing method thereof

A non-volatile semiconductor storage device has a plurality of memory strings to each of which a plurality of electrically rewritable memory cells are connected in series. Each of the memory strings includes first semiconductor layers each having a pair of columnar portions extending in a vertical direction with respect to a substrate and a coupling portion formed to couple the lower ends of the pair of columnar portions; a charge storage layer formed to surround the side surfaces of the columnar portions; and first conductive layers formed to surround the side surfaces of the columnar portions and the charge storage layer. The first conductive layers function as gate electrodes of the memory cells.

Non-volatile semiconductor storage device and method of manufacturing the same

Semiconductor memory having memory cell regions and other regions alternately arranged along a bit line direction

Method for reading data of a first memory cell transistor of a nonvolatile semiconductor memory device

Method for writing data of a first memory cell transistor of a nonvolatile semiconductor memory device

Growing community of inventors

Yokohama, Japan

Ryota Katsumata