Freescale Semiconductor,inc.

Advanced Micro Devices Corporation

Ryan D Bedwell

John J Vaglica

William C Moyer

Qadeer A Qureshi

Eric M Rentschler

Christopher K Y Chun

Elizabeth Morrow Cooper

Arnold R Cruz

An apparatus, processor, and method for synchronizing trace data. A processor includes multiple cores, and each core operates at a different local clock frequency. A global clock is distributed to each core, and a timestamp is generated using the global clock and the local clock. The timestamp and a local clock saturation value are included in each trace entry, and the local clock saturation value is equal to the ratio between the local clock and the global clock. The trace entries from separate cores are time-correlated in a post-processing phase based on the timestamp and local clock saturation values.

Correlating traces in a computing system

New approaches for providing communication between multiple masters () and one or more shared resources () are needed. One example of a resource that may need to be shared is circuitry complying with the Universal Serial Bus (USB) standard (). The USB specification defines the use of USB endpoints as data and control channels that reside in a USB device. In some cases it is desirable to have a certain number of endpoints controlled by one processor, and other endpoints controlled by a different processor, thus providing a shared control of all the endpoints. Circuitry () may be used to provide steering for additional signals such as interrupts. Other shared resources () may use more centralized circuitry () to perform a steering function for additional signals.

Communication steering for use in a multi-master shared resource system

Storage circuitry () may be used to store the values of fuses () so that storage circuitry () can be read instead of fuses (). By accessing the fuse values from storage circuitry () rather than from fuses (), there will be no sense current to fuses () that may cause marginal fuse blowage for fuses that have not yet been blown. This helps to prevent the situation in which an unblown fuse is erroneously read as having been blown. The use of storage circuitry () thus significantly improves the reliability of fuse module (). For some embodiments, selection storage circuitry () may be used to determine whether storage circuitry () may be read or whether one of fuses () must be read in order to retrieve the desired current fuse value. The fuse value stored in storage circuitry () can also be used as direct hardware signals ().

Integrated circuit fuses having corresponding storage circuitry

Leakage current is eliminated in a memory array during a low power mode of a processing system having a processor that interfaces with the memory array. Because two power planes are created, the processor may continue executing instructions using a system memory while bypassing the memory array when the array is powered down. A switch selectively removes electrical connectivity to a supply voltage terminal in response to either processor-initiated control resulting from execution of an instruction or from a source originating in the system somewhere else than the processor. Upon restoration of power to the memory array, data may or may not need to be marked as unusable depending upon which of the two power planes supporting arrays to the memory array are located. Predetermined criteria may be used to control the timing of the restoration of power. Multiple arrays may be implemented to independently reduce leakage current.

Growing community of inventors

Kyle, TX, United States of America

Ryan D Bedwell