Texas Instruments Corporation

Rohit Narula

Preetam Charan Anand Tadeparthy

Muthusubramanian Venkateswaran

Mayank Jain

Preetam Tadeparthy

Shobhit Singhal

Naman Bafna

Rajesh Venugopal

Matthew John Ascher Schurmann

A multiphase controller includes an integrator enable terminal, a pulse width modulator, an error integrator, an open drain driver, and an integrator enable circuit. The integrator enable terminal is adapted to be coupled to the integrator enable terminal of a different instance of the multiphase controller. The pulse width modulator is configured to modulate a power stage. The error integrator is configured to control the pulse width modulator. The open drain driver is coupled to the integrator enable circuit. The integrator enable circuit is coupled to the pulse width modulator, the error integrator, the open drain driver, and the integrator enable terminal. The integrator enable circuit is configured to activate the open drain driver responsive to generation of a power stage control pulse by the pulse width modulator, and activate the error integrator responsive to a logic low signal at the integrator enable terminal.

Multiphase controller communication

An over/under voltage protection circuit includes a voltage input terminal, a digital-to analog converter, a comparator, and a control circuit. The comparator includes a first input coupled to an output of the digital-to-analog converter, and a second input coupled to the voltage input terminal. The control circuit includes an output coupled to an input of the digital-to-analog converter, and an input coupled to an output of the comparator. The control circuit is configured to set the digital-to-analog converter to generate an overvoltage fault threshold responsive to the output of the comparator indicating that voltage of a signal at the voltage input terminal exceeds a threshold currently generated by the digital-to-analog converter.

Over/under voltage detection circuit

A power stage controller includes: a multi-phase pulse control circuit; a current sense circuit; a comparator; an error amplifier; and a mode controller. The mode controller includes a mode controller input and a summation circuit. The summation circuit has a first summation circuit input, a second summation circuit input and a summation circuit output, the first summation circuit input is coupled to the error amplifier output, and the summation circuit output is coupled to the first comparator input. The mode controller is configured to: select one of a main controller mode or a secondary controller mode responsive to a mode control voltage at the mode controller input; bypass the summation circuit responsive to selection of the main controller mode; and enable the summation circuit responsive to selection of the secondary controller mode.

Stackable multi-phase power stage controller with current matching

A circuit includes a first voltage divider having a set of most significant bit (MSB) outputs each representative of a value of a MSB portion of a digital code. The circuit also includes a second voltage divider having a first upper voltage input configured to couple to a first one of a first pair of outputs of the set of MSB outputs, and a first lower voltage input configured to couple to a second one of the first pair of outputs of the set of MSB outputs. The circuit also includes a third voltage divider having a second upper voltage input configured to couple to a first one of a second pair of outputs of the set of MSB outputs, and a second lower voltage input configured to couple to a second one of the second pair of outputs of the set of MSB outputs.

Multi-output digital to analog converter

An analog-to-digital converter (ADC) includes a digital-to-analog converter (DAC) having a resistor network. The resistor network includes a first and second segments. The first segment includes a first switch coupled between a first supply voltage node and a first set of resistors. The second segment includes a second switch coupled between the first supply voltage node and a second set of resistors. The first segment includes a third switch coupled in series with a second resistor. The series-combination of the third switch and second resistor coupled in parallel with at least one resistor of the first set of resistors. The second segment includes a fourth switch coupled in series with a third resistor. The series-combination of the fourth switch and third resistor is coupled in parallel with at least one resistor of the second set of resistors.

Growing community of inventors

Bengaluru, India

Rohit Narula