International Business Machines Corporation

Rodrigo Alvarez-Icaza

Dharmendra S Modha

John Vernon Arthur

Andrew S Cassidy

Paul A Merolla

Jun Sawada

Bryan L Jackson

Jeffrey Alan Kusnitz

Pallab Datta

Steven Kyle Esser

Filipp A Akopyan

Neuron placement in a neuromorphic system to minimize cumulative delivery delay is provided. In some embodiments, a neural network description describing a plurality of neurons is read. A relative delivery delay associated with each of the plurality of neurons is determined. An ordering of the plurality of neurons is determined to optimize cumulative delivery delay over the plurality of neurons. An optimized neural network description based on the ordering of the plurality of neurons is written.

Optimizing neuron placement in a neuromorphic system

A multiplexed neural core circuit according to one embodiment comprises, for an integer multiplexing factor T that is greater than zero, T sets of electronic neurons, T sets of electronic axons, where each set of the T sets of electronic axons corresponds to one of the T sets of electronic neurons, and a synaptic interconnection network comprising a plurality of electronic synapses that each interconnect a single electronic axon to a single electronic neuron, where the interconnection network interconnects each set of the T sets of electronic axons to its corresponding set of electronic neurons.

Energy-efficient time-multiplexed neurosynaptic core for implementing neural networks spanning power- and area-efficiency

One embodiment provides a system comprising a memory device for maintaining deterministic neural data relating to a digital neuron and a logic circuit for deterministic neural computation and stochastic neural computation. Deterministic neural computation comprises processing a neuronal state of the neuron based on the deterministic neural data maintained. Stochastic neural computation comprises generating stochastic neural data relating to the neuron and processing the neuronal state of the neuron based on the stochastic neural data generated.

Dual deterministic and stochastic neurosynaptic core circuit

Growing community of inventors

Mountain View, CA, United States of America

Rodrigo Alvarez-Icaza