National Instruments Corporation

Rodney W Cummings

Brian Keith Odom

Sundeep Chandhoke

Changzhe Gao

William R Pitts

Eric L Singer

Hugo A Andrade

Craig M Conway

Arthur M Ryan

B Keith Odom

James W Edwards

Matthew M Brzezinski

Timothy A Stelzer

Zaki Chasmawala

Yan Wu

Xiaoce Huang

Systems and methods for interoperating between real time networks. Systems may include a plurality of ports and switch circuitry coupled to the plurality of ports. At least one port may be coupled to a first real time network carrying first traffic. One or more other ports may be coupled to a second real time network carrying second traffic. Switch circuitry may route packets between the first real time network and the one or more second real time networks based on a mapping. Routing information may be inserted in packets routed from the one or more second real time networks to the first real time network and routing information may be removed from the packets routed from the first real time network to the one or more second real time networks. Packets may be routed based on the mapping to distinct queues for the first and second traffic.

System and method for interoperability between multiple networks

Systems and methods for interoperating between networks. A first network may be configured to operate according to a first real time network protocol and each of one or more second networks may be configured to operate according to respective second real time traffic protocols. A mapping may specify data routing between a plurality of ports and the routing may maintain real time behavior between the first network and the one or more second networks. Additionally, routing information may be inserted in packets routed from the one or more second networks to the first network and removed from packets routed from the first network to the one or more second networks. The packets may be routed, based on the mapping, to distinct queues for the first network and the one or more second networks for processing by an application executing on at least one device.

Systems and methods for network interoperability

Systems and methods for interoperating between a time-sensitive (TS) network and a non-time-sensitive (NTS) network. The system may include a TS network switch and a TS network interface controller (NIC). Each may have a functional unit. A first port of the TS switch may be coupled to an NTS node of the NTS network and its functional unit may be configured to manage insertion and removal of tags associating packets received from the NTS network with the NTS network. The tagged packets may be forwarded on to the TS NIC via a second port. The functional unit of the TS NIC may be configured to queue tagged packets received from the TS network switch and queue and tag packets destined for the NTS network via the TS network switch.

Device driven transfer of data from the device to a memory of a host. The device may receive data from one or more data sources. The device may transfer at least a portion of the data to the memory of the host coupled to the device. Transferring may be performed without an initiation of the transfer by the host. Additionally, transferring may include, for each of the one or more data sources, determining a portion of the memory medium corresponding to the data source, determining a latest value for the data source from the data, and storing the latest value for the data source in the portion of the memory. Storing the latest value may include overwriting a previous value of the data source when the previous value exists in the portion of the memory medium.

Single point, device driven data transmission for a real time application

System and method for a four-slot asynchronous communication mechanism with increased throughput. The system may include a host system and a client device. The host may comprise a data structure with four (two pairs of) slots and first information indicating a status of read operations from the data structure by the host. The client may read the first information from the host. The client may read second information from a local memory. The second information may indicate a status of write operations to the data structure by the client. The client may determine a slot of the data structure to be written. The slot may be determined based on the first information and the second information and may be the slot which has not been written to more recently of the pair of slots which has not been read from most recently. The client may increment a value of a counter. The value of the counter may be useable to indicate which slot has been written to most recently. The client may write data to the determined slot in the data structure on the host. The data may include the value of the counter. The client may update the second information in the local memory to indicate that the determined slot has been written to most recently.

Four-slot asynchronous communication mechanism with increased throughput

In some embodiments, a user may select an elemental function such as read, write, or configuration from a graphical programming environment. A file may be created that instantiates functionality into a programmable hardware element to allow it to send a command across a serial protocol to peripheral interface circuitry and ultimately to peripheral chips (e.g., network chips on a CAN). The elemental node concept may be generic to any network chip because the node may contain only the general data of a packet (e.g., command type, value of data bytes, etc). The actual interface to a network chip may be handled inside the peripheral interface circuitry. The peripheral interface circuitry may have the details of the network chip in which it interfaces and may abstract details of the network chip from the target programmable hardware element through the serial protocol.

Implementation of packet-based communications in a reconfigurable hardware element

A system for interfacing a host computer to a Controller Area Network (CAN) bus. The system comprises a memory, an embedded processor and interface logic. The memory stores program code. The embedded processor couples to the memory and executes the program code. The interface logic interfaces the embedded processor with an interconnecting bus, e.g., the Real-Time System Integration (RTSI) bus. In response to execution of the program code, the embedded processor is operable to perform a CAN event in response to the interface logic receiving a RTSI trigger signal on a selected line of the RTSI bus. A peripheral device also coupled to the host computer assert the trigger signal in response to the peripheral device receiving and/or transmitting data. Furthermore, the interface logic is configured to assert a RTSI trigger signal on a selected line of said RTSI bus in response to the embedded processor performing a CAN event. CAN events include transmission/reception of a CAN frame. The peripheral device may be configured to perform a data transfer in response to receiving the trigger signal.

System and method for interfacing a CAN device and a peripheral device

A modular telecommunication test system is presented including a portable computer system and at least one portable telecommunication test module located external to the computer system. The portable computer system stores a telecommunication test application (e.g., in a memory system). Each test module includes a communication port having an electrical connector, and is thus adapted for coupling to the portable computer system. Each test module also includes electrical circuitry for performing a set of telecommunication tests, wherein each test involves making at least one electrical measurement upon a telecommunication service installation. In coupling a given test module to the portable computer system, a user configures the test system to perform the set of telecommunication tests associated with the given test module. The at least one test module is selected from a group of test modules, each configured to perform telecommunication tests upon a different type of telecommunication service installation. Eligible types of telecommunication service installations include POTS, T1/E1, ISDN, and xDSL. The test system may also include a second computer system (e.g., a desktop computer system) coupled to the first computer system via a communication network. The communication network may include the PSTN and the Internet. The first computer may receive telecommunication test data from each test module and provide the test data to the second computer system via the communication network.

System and method for testing telecommunication service installations

A system and method for controlling access to a dual port shared memory in a system comprising a host computer system and a communication device comprised in or coupled to the host computer system. The communication device includes the shared memory and also includes a local processor which executes a communication application. The shared memory is accessible by both the host computer and the local processor on the communication device. The board or local processor has deterministic and/or real time requirements and is thus the high priority requester, while the host CPU or host computer is the low priority requester. If the high priority side (board) gains the semaphore first, then accesses by the low priority side (host computer) are blocked until the write is finished. In the case of a host read/board write, if the low priority side gains the semaphore first, then the high priority side write can pre-empt the low priority side read. In this case, to avoid data integrity issues, the low priority side is required to verify that it still owns the semaphore after it finishes its read access, and the access fails if the low priority side does not own the semaphore at the time the read is completed. In the case of a host write/board read, if the low priority side gains the semaphore first, then the high priority side does not simply pre-empt to the low priority side as in the high to low data transfer direction. Rather, in this instance, when the high priority side determines that the low priority side owns the semaphore, the high priority side reads previously read data from a local buffer.

Growing community of inventors

Austin, TX, United States of America

Rodney W Cummings