Compagnie Internationale Pour L'informatique Cii-honeywell Bull (societe

Compagnie International Pour L'informatique, Societe Anonyme

Robert J Bavoux

Pierre Salkazanov

Francis R Lemaire

Jacques Michel Bienvenu

Daniel R Vinot

Pierre Gabriel Antoine

A central sub-system of a data processing system, including an operator console controlling a service processor, is divided into several sub-units, functioning separately from each other. The sub-units include processors that are connected together and to a common controller for a common memory unit by data, address and control buses. Each sub-unit includes a configuration device that stores an appurtenance indicator derived from the service processor in response to sub-unit initialization, and enables its associated sub-unit to exchange data with the memory unit. The sub-unit having the highest priority of the sub-units attempting to access the memory units is connected to the memory unit by the controller. A single configuration memory stores an indication of the sub-units in service in the central sub-system. The configuration memory is addressed each time the memory unit is addressed by a signal indicative of the appurtenance indicator derived from the selected sub-unit. The configuration memory derives an authorization signal that commands performance of memory cycles by the selected unit when the configuration memory contains an indication that the selected sub-unit is in service in the sub-system. The controller includes memorization means for storing the highest priority sub-unit trying to access the memory unit. The memorization means derives an output that is coupled to the data address and control buses to transmit a signal indicative of the number of the sub-unit with data to be exchanged with the memory unit to each of the authorizing means, thereby to establish data transmission between the sub-unit having the highest priority and the memory unit.

Device wherein a central sub-system of a data processing system is

The invention relates to data processing systems which make use of an addressable memory. It proposes a method and a system of operation which permits one to particularize or mark for future reference, as desired, certain addresses in the addressable memory by the creation of indicators associated with the particular addresses. These indicators are activated each time one of the particular addresses is called and the system is informed that it has just called up one of the addresses having an associated indicator. The indicators are locations which access subroutines.

Method and system of operation of an addressable memory permitting the

A data processing method of operation and system uses a processor, an addressable data memory, and an addressable data extension read-write memory. As a data word is written into and read out of the data memory, a data extension associated with the data word may be simultaneously respectively written into and read out of the extension memory. The extension supplements the data word to effectively double the length of the data word. An address bus and control bus cause the simultaneous inputting/outputting of data and extensions to and from the data memory and extension memory respectively. An intermediate storage means is used for inputting and outputting extensions to and from the extension memory. The intermediate storage means includes an interface adapter which interfaces the extension memory to the processor as though the extension memory is a peripheral I/O device. An INTERRUPT is used to alert the processor of the reading of an extended data word.

Process and data system using data extensions

The invention relates to data processing systems making use of an addressable memory. It proposes a process and system permitting qualifying terms to be associated with the data contained in the data memory by writing these qualifying terms at locations associated with the data within a qualifier and set aside for this purpose. These qualifying terms are characteristics of the data or the processing undergone by the data. The qualifier memory, which is interfaced with the processor as though it was a peripheral I/O device, uses an INTERUPT to alert the processor of the occurrence of a call on data which has an associated qualifier.

Growing community of inventors

Rueil Malmaison, France

Robert J Bavoux