Adtran Gmbh

Nokia Corporation

Robert David Deaton

Michael F Lamy

Kevin Paul Heering

John Robert Coffman, Iii

Kevin R Banks

Brent R Zitting

Mark O Rigby

Ron M Roberson

Jeffrey J Sands

A system for testing a communication path for digital subscriber line (DSL) signals includes a loop management device coupled in the communication path between a DSL access multiplexer (DSLAM) and a DSL modem located at a customer premises. The system also includes a remote test interface coupled in the communication path between the loop management device and the DSL modem. The loop management device and the remote test interface communicate using voice-band signals transmitted over the communication path and collaboratively test the communication path.

System and method for testing digital subscriber lines

A channel interface architecture for a time division multiplexed (TDM) data communication system has a plurality of TDM communication ports coupled to serial TDM communication channels. The channel interface architecture interfaces data from any channel of any TDM communication port with any TDM communication channel of any other TDM communication port, on a per time slot/channel basis. The architecture includes a parallel data bus portion, an address bus portion, and a control portion. Each of a plurality of TDM communication channel interface units, associated with the ports, includes a multipage memory that stores data received from an associated serial communication link. The memory also selectively stores data that has been asserted onto the data bus portion of the bus architecture from another interface unit. A channel assignment memory of a bus controller is sequenced to cause data of a TDM communication channel in a selected interface unit's memory to be transferred to any memory location of another interface unit. The direction of data transfer is governed by the polarity of an edge of a clock signal conveyed over a control portion of the bus architecture.

Parallel backplane architecture providing asymmetric bus time slot cross-connect capability

Parallel backplane architecture providing asymmetric bus time slot

Growing community of inventors

Madison, AL, United States of America

Robert David Deaton