The Dow Chemical Company

Robert A Orr, Iii

Wayne P Dupree

Larry A Root

Stephen G Churchill

James A Bleck

Jeffrey A Lucas

Srikala Ramaswamy

William J Bressette

Jeffry R Gallant

A massively multiplexed central processing unit ('CPU') which has a plurality of independent computational circuits, a separate internal result bus for transmitting the resultant output from each of these computational circuits, and a plurality of general purpose registers coupled to each of the computational circuits. Each of the general purpose registers have multiplexed input ports which are connected to each of the result buses. Each of the general purpose registers also have an output port which is connected to a multiplexed input port of at least one of the computational circuits. Each of the computational circuits are dedicated to at least one unique mathematical function, and at least one of the computational circuits include at least one logical function. At least one of the computational circuits includes a plurality of concurrently operable mathematical and logical processing circuits, and an output multiplexer for selecting one of the resultant outputs for transmission on its result bus. The CPU also features a very long instruction word which uses a series of assigned bit locations to represent the selections codes for each of the CPU components. These selection codes are directly transmitted to each of the CPU components by a program control circuit. A separate data control circuit is further provided in achieve a Harvard architecture design for the CPU.

Massively multiplexed superscalar Harvard architecture computer

Growing community of inventors

Midland, MI, United States of America

Robert A Orr, Iii