Texas Instruments Corporation

Semiconductor Components Industries, LLC

Maxlinear, Inc.

Reza Hoshyar

Ali Kiaei

Ahmad Reza Bahai

Nirmal Chindhu Warke

Kevin Zheng

Wenting Zhou

Baher S Haroun

Anuj Batra

Timothy M Schmidl

Debashis Dash

Hossein Dehghan-Fard

Sigurd Schelstraete

Hossein Dehghan

Abhishek Kumar Agrawal

Kai Yiu Tam

Kapil Gulati

Georgy Gilyarovskiy

Eugenio Rivera Ramos

Shivashankar Beesanahalli

An example method may include configuring a pattern of a sounding packet of a first wireless node in a resource space. Configuring the pattern may include assigning first precoders to a first subset of the resource space for a first antenna sector of the first wireless node; and assigning second precoders to a second subset of the resource space for a second antenna sector of the first wireless node. The method may include wirelessly transmitting the sounding packet with the configured pattern to a second wireless node. The method may include transmitting data packets from the first wireless node to the second wireless node according to one or more transmission parameters that are at least one of received from the second wireless node or determined based on channel state information (CSI) feedback received from the second wireless node.

Hybrid sector selection and beamforming

Example operations may include determining a first noise estimate of noise that propagates along a receive path of a device. The operations may further include determining a second noise estimate of the noise and determining a cross-relationship estimate with respect to the noise. In addition, the operations may include adjusting one or more correction filters configured to correct for imbalances between a first branch and a second branch of the receive path. The adjusting may be based on the first noise estimate, the second noise estimate, and the cross-relationship estimate.

Receive path in-phase and quadrature imbalance correction using circuit noise

A wireless communications device comprises a transmitter configured to distribute a data stream as a plurality of sub-streams, allocate power to each sub-stream of the plurality of sub-streams, and convert the sub-streams into one or more transmit signals. The wireless communications device also comprises a processor which is configured to obtain channel-quality indicators corresponding to the sub-streams and adjust one or more power allocations of one or more sub-streams to reduce a collective error rate of the data stream based on the channel-quality indicators, subject to a total power limit.

Stream-based power allocation in multi-stream transmissions

A high linearity phase interpolator (PI) is disclosed. A phase value parameter indicative of a desired phase difference between an output signal and an input clock signal edge may be provided by control logic. A first capacitor may be charged for a first period of time with a first current that is proportional to the phase value parameter to produce a first voltage on the capacitor that is proportional to the phase value parameter. The first capacitor may be further charged for a second period of time with a second current that has a constant value to form a voltage ramp offset by the first voltage. A reference voltage may be compared to the voltage ramp during the second period of time. The output signal may be asserted at a time when the voltage ramp equals the reference voltage.

High linearity phase interpolator

Disclosed examples include fractional frequency divider circuits, including a counter to provide phase shifted pulse output signals in response to counting of an adjustable integer number Ncycles of an input clock signal, an output circuit to provide an output clock signal having a first edge between first edges of the pulse output signals, as well as a delta-sigma modulator (DSM), clocked by the second pulse output signal to receive a first predetermined value and to provide a DSM output value, and a phase accumulator to receive a step input value representing a sum of the DSM output value and a second predetermined value. The phase accumulator provides a divisor input signal to the counter, and provides a phase adjustment value to the output circuit to control the position of the first edge of the output clock signal between the first edges of the pulse output signals.

Fractional frequency clock divider with direct division

A Continuous Time Linear Equalizer (CTLE) and a method of operating a CTLE in a receiver for a Pulse Amplitude Modulation (PAM) signal are disclosed. The method includes initiating equalization using an initial equalization setting that is optimized to meet a first objective and responsive to a determination, shifting to a final equalization setting that is optimized to meet a second objective.

CTLE gear shifting to enable CDR frequency lock in wired communication

A method for adapting a mixed signal Infinite Impulse Response (IIR) Decision Feedback Equalizer (DFE) using pivot taps and monitor taps is disclosed. The method includes, for a given IIR path for a received signal, updating gain of the given IIR path using a respective pivot tap error-data correlation with a first Least Mean Square (LMS) update equation; and updating a time constant of the given IIR path using a respective monitor tap error-data correlation with a second LMS update equation.

IIR DFE updating gain and time constants using LMS equations

A device and method for providing clock data recovery (CDR) in a receiver is disclosed. The method comprises receiving a Phase Amplitude Modulation (PAM) signal; on startup, using a non-return-to-zero (NRZ)-based phase frequency detector (PFD) to acquire signal frequency from the received PAM signal; and responsive to a determination, switching to a PAM phase detector (PD) for steady state operation.

Gear shifting from binary phase detector to PAM phase detector in CDR architecture

A device for updating complex channel gain estimates for orthogonal frequency division multiplexed (OFDM) symbols that includes a receiver to receive a plurality of OFDM symbols, wherein each OFDM symbol includes a plurality of pilot tones at a subset of odd positions and a finite impulse response (FIR) filter. The FIR filter configured to filter a plurality of initial channel estimates of odd tones of an OFDM symbol using a first set of coefficients to generate an updated estimate of the channel estimates of the plurality of odd tones for that OFDM symbol, and filter the plurality of the initial channel estimates of the odd tones of the OFDM symbol using a second set of coefficients to generate estimates for a plurality of initial channel estimates of even tones for that OFDM symbol.

Symbol-wise channel tracking for smart utility networks (SUN) orthogonal frequency division multiplexing (OFDM)

An orthogonal frequency-division multiplexed (OFDM)-based receiver for channel tracking with signal-to-noise ratio dependent parameters that includes a memory; and a signal processor, coupled to the memory. The signal processor to estimate a signal-to-noise ratio (SNR) for a received packet of OFDM symbols and determine an SNR region in which the SNR estimate falls, wherein the signal processor implements a different set of finite impulse response (FIR) filter coefficients for each SNR region.

Growing community of inventors

San Jose, CA, United States of America

Reza Hoshyar