International Business Machines Corporation

Rex H Blumberg

David Meltzer

Thomas R Puzak

Rudolph N Rechtschaffen

Frederick J Aichelmann, Jr

James H Pomerene

Frank J Sparacio

A high speed buffer store arrangement for use in a data processing system having multiple cache buffer storage units in a hierarchial arrangement permits fast transfer of wide data blocks. On each cache chip, input and output latches are integrated thus avoiding separate intermediate buffering. Input and output latches are interconnected by 64-byte wide data buses so that data blocks can be shifted rapidly from one cache hierarchy level to another and back. Chip-internal feedback connections from output to input latches allow data blocks to be selectively reentered into a cache after reading. An additional register array is provided so that data blocks can be furnished again after transfer from cache to main memory or CPU without accessing the respective cache. Wide data blocks can be transferred within one cycle, thus tying up caches much less in transfer operations, so that they have increased availability.

Growing community of inventors

Hyde Park, NY, United States of America

Rex H Blumberg