Intel Corporation

Raymond Ng

Sridhar Lakshmanamurthy

Yim Pun

Mark B Rosenbluth

Charles E Narad

Lawrence B Huston

Debra Bernstein

Adrian R Pearson

Dmitrii A Loukianov

Chen-Chi Kuo

Steve J Brown

Barak Hermesh

Hugh M Wilkinson, Iii

Ziv Kfir

Christopher Andrew Thornburg

David Romano

Jeen-Yuan Miin

Larry B Huston

Christopher Ruesga

Efficient architecture for a secure access enforcement proxy is described. The proxy interfaces with multiple subsystems and multiple shared resources. The proxy identifies an original transaction command being sent from one of the subsystems to one of the shared resources, identifies a policy corresponding to the subsystem, performs an action pertaining to the original transaction command based on the policy, and sends a response to the subsystem based on the action.

Secure access enforcement proxy

Methods, software and systems for handling parity errors in flow control channels are presented. A network processor is provided having a flow control message First In First Out (FIFO) buffer and wherein the FIFO buffer includes a parity field. The network processor is included as either or both of an Ingress network processor and an Egress network processor and is used within a CSIX system or an NPSI NPE system.

Method and apparatus to handle parity errors in flow control channels

A method may be used for assembling received data segments into full packets in an initial processing stage in a processor. The method may include receiving a plurality of data segments from a packet and determining a first storage location for each of the plurality of data segments. The method may further include storing each of the plurality of data segments in its determined first storage location and determining a second storage location for each of the plurality of data segments, the second storage locations being logically ordered to represent the order the data segments originally occurred in the packet. The method may also include storing each of the plurality of data segments in its determined second storage location to re-assemble the packet and releasing the first storage location associated with each data segment after storing the data segment in its determined second storage location. The method may additionally include, upon the storing of an end of packet data segment from the packet in its determined second storage location, passing control of the plurality of related data segments to a next processing stage in the processor.

Method and apparatus to assemble data segments into full packets for efficient packet-based classification

In-band flow control data may be received from a switch fabric at a first network processor. The received in-band flow control data may be transmitted to a second network processor using a flow control bus. The second network processor may determine which receive queues in the switch fabric exceed a predetermined overflow threshold based on the in-band flow control data. The second processor may transmit data to the receive queues in the switch fabric determined not to exceed the predetermined overflow threshold.

Method and apparatus to communicate flow control information in a duplex network processor system

A multi-threaded microprocessor with support for packet header splitting during receive packet processing operations and packet header splicing during transmit packet processing operations, as well as optimized recovery of transmit resources, is presented.

Method and apparatus for header splitting/splicing and automating recovery of transmit resources on a per-transmit granularity

A circuit that merges and aligns data that resides in a buffer entry is described. The data residing in the buffer entry is divided into a prepend portion and a payload portion. The prepend and the payload portions of the data are each defined, in part, by a length and an offset. Given the lengths and offsets, the circuit fetches the data from the buffer entry, merges the data, and aligns the data.

Circuit for merging and aligning prepend data and payload data

Growing community of inventors

Fremont, CA, United States of America

Raymond Ng