Mosaid Technologies Corporation

Accelerix Limited

Randy R Torrance

Peter B Gillingham

Cormac Michael O'Connell

Dennis A Fielder

James H Derbyshire

Philip S Shaer

A single chip display processor comprised of a dynamic random access memory (DRAM) for storing at least one of graphics and video pixel data, a pixel data unit (PDU) for processing the pixel data, integrated in the same integrated circuit (IC) chip as the DRAM, the IC chip further comprising a massively parallel bus for transferring blocks of pixel data at the same time from the DRAM to the PDU, whereby the PDU can process the blocks of pixel data for subsequent display of processed pixel data.

Single chip frame buffer and graphics accelerator

A method of transferring data into or out of plural memory cells of a dynamic random access memory (DRAM) comprised of precharging bitlines of the DRAM for a predetermined interval, addressing a first group of wordlines for a first period of time, after the first period of time, addressing a second group of wordlines for a second period of time, the first and second periods of time being contained within the predetermined interval, addressing and sensing a first group of memory cells from the first group of wordlines for an interval within the first period of time, addressing a second group of memory cells from the second group of wordlines within the second period of time, and transferring sensed bits from the first group of memory cells to the second group of memory cells while the second group of memory cells is being addressed.

DRAM page copy method

Growing community of inventors

Kanata, Canada

Randy R Torrance