Foveon, Inc.

Ram Sena Bojja

Glenn Jay Keller

Alex Shiuh Wang

An imaging array includes a plurality of rows of pixel sensors. A timing pattern generator generates timing pattern control signals and provide the timing pattern control signals to every row in the array. Timing pattern control signals generated during a timing pattern period directed to operate the pixel sensors in a selected row. A latched row driver circuit includes an enable latch in each row of the array responsive to a row address enable signal provided prior to the timing pattern period to gate the timing pattern control signals to the pixel sensors in the selected row at the start of the timing pattern period. A row address generator circuit is coupled to the timing pattern generator and to the enable latches in each row of the array to generate the row address enable signal for each selected row prior to the timing pattern period.

Growing community of inventors

San Jose, CA, United States of America

Ram Sena Bojja