Bipolar Integrated Technology, Inc.

Ralph E Rose

James M Pickett

Stanley C Perino

A bipolar VLSI process includes masking and patterning, implanting a P+ channel stop and locally oxidizing a lightly P-doped, monolithic silicon substrate to define a long, narrow collector region. An N-type collector is implanted in the collector region. The implants are diffused to form a shallow gradient P-N junction. Then, device features requiring a predetermined spacing and size are photolithographically defined along the length of the collector region. The device features and the collector region are made long enough for the features to readily transect the collector region even if the mask is misaligned. The active transistor and the collector, base and emitter contacts are self-aligned with the collector region so as to take advantage of the noncritical spacing of the preceding steps. A single polysilicon layer used to form base, collector and emitter contacts and a triple diffusion transistor. Portions of the substrate silicon and polysilicon are locally oxidized to isolate the contacts and to define emitter width. The width of the collector region defines emitter length.

Growing community of inventors

Portland, OR, United States of America

Ralph E Rose