Advanced Micro Devices Corporation

Raju Vesgesna

Brian D McMinn

Thomas W Lynch

Robert C Thaden

Robert M Perlman

Prem Sobel

Glenn A Tamura

A floating point processor for pipelining a series of calculations of simple and compound arithmetic operations includes at least one arithmetic operation unit for performing arithmetic operations on input operands provided to the arithmetic operation units and at least one accumulator for storing the results of the arithmetic operations performed by the arithmetic operation unit. The results stored in the accumulators are then provided to the arithmetic operation units. Arithmetic operations are pipelined through the floating point processor by a series of latches which sequence the input operands, results produced by the arithmetic operation units using the input operands, and results produced by the arithmetic operation units using the input operands and the accumulated operands.

Growing community of inventors

Austin, TX, United States of America

Raju Vesgesna