Nvidia Corporation

Raji Cherian

Edward L Riegelsberger

Jyotirmaya Swain

Utpal Barman

Adarsh Kalliat

According to an aspect of the present invention, one of multiple clock signals of different relative phases is selected based on a desired delay magnitude, and the digital values received on an input signal are then synchronized to an edge ('first edge') of the selected clock signal to provide the digital values with the desired delay magnitude. In an embodiment, the selected clock signal can be delayed by a fine value (less than the minimum phase difference of the multiple clock signals) to provide a wide span of desired delays. An aspect of the invention provides for a synchronization circuit with reduced latency and which is substantially invariant to process, voltage and temperature (PVT) changes.

Growing community of inventors

Bengaluru, India

Raji Cherian