Silicon Laboratories Inc.

Skyworks Solutions, Inc.

Other

Rajesh Thirugnanam

Timothy A Monk

Srisai Rao Seethamraju

Joseph D Cali

Douglas F Pastorello

William Anker

Richard J Juhn

Rahul Shukla

A spur measurement system uses a first device with a spur cancellation circuit that cancel spurs responsive to a frequency control word identifying a spurious tone of interest. A device under test generates a clock signal and supplies the clock signal to the first device through an optional divider. The spur cancellation circuit in the first device generates sine and cosine weights at the spurious tone of interest as part of the spur cancellation process. A first magnitude of the spurious tone in a phase-locked loop in the first device is determined according to the sine and cosine weights and a second magnitude of the spurious tone in the clock signal is determined by the first magnitude divided by gains associated with the first device.

Spur cancellation for spur measurement

A spur cancellation circuit uses low cost multipliers in a correlation circuit. Each low cost multiplier multiplies a value of a sense node by a representation of a sinusoid and supplies a multiplication result. A compare circuit compares the sinusoid to one or more threshold values and supplies a compare indication. A multiplexer selects between two or more inputs including a positive value of the sense node and a negative value of the sense node, based on the compare result. A single threshold at zero converts the sinusoid to a square wave and the multiplexer supplies either the positive value or the negative value, which is equivalent to multiplying the value at the sense node by 1 or &#x2212;1 depending on the sign of the sinusoid. Two thresholds may be used to represent the sinusoid with three values, the positive value, the negative value, or zero.

Spur canceller with multiplier-less correlator

A spur cancellation circuit receives a target spur frequency indicative of a frequency of a spur to be canceled and supplies a spur cancellation signal based on the frequency. A frequency tracking circuit tracks a change in the frequency of the spur to be canceled based on a change in phase of the spur cancellation signal and generates an updated target spur frequency based on the change in the frequency of the spur.

Spur cancellation with adaptive frequency tracking

A temperature compensated crystal oscillator (TCXO) includes a crystal oscillator and a temperature sensor to provide a sensed temperature. A delay circuit has a selectable delay to delay the frequency compensation based on the sensed temperature. The delay compensates for a difference between when the temperature sensor reflects a change in temperature and when a frequency of a signal supplied by the crystal oscillator is affected by the change in temperature. The delay may be static or dynamic with respect to the current temperature sensed by the temperature sensor.

Compensating for thermal lag in temperature compensated crystal oscillators

Hysteresis causes the temperature dependent frequency characteristic of the crystal of a crystal oscillator to be different when the temperature is rising from a previous colder state and when the temperature is falling from a hotter state. A rising temperature-to-frequency mapping polynomial and a falling temperature-to-frequency mapping polynomial are generated and their evaluations are weighted based on a current temperature and past temperature(s). The weighted evaluations are combined and used in temperature-based frequency compensation of the crystal oscillator.

Compensating for temperature-dependent hysteresis in a temperature compensated crystal oscillator

A noise-shaping signed digital-to-analog converter is described. A method includes selectively enabling a first sequence of unit elements of a plurality of unit elements of a digital-to-analog converter to convert a signed digital code to a plurality of analog signals in response to a plurality of control signals. Individual control signals of the plurality of control signals and individual analog signals of the plurality of analog signals correspond to respective unit elements of the plurality of unit elements. The method includes generating the plurality of control signals based on a pointer, a magnitude of the signed digital code, and a sign of the signed digital code. The method may include combining the plurality of analog signals with an output of a phase/frequency detector and charge pump in a phase-locked loop. The signed digital code may be an error signal based on a predetermined divide ratio of the phase-locked loop.

Noise shaping signed digital-to-analog converter

Two sets of information (phase and cycle count) that are created asynchronously in a voltage controlled oscillator based analog-to-digital converter. A third set of information is created that is a delayed cycle count. The three sets of information are used to determine the proper alignment of the phase and the cycle count.

Aligning asynchronous signals by time shifting information

A feedback loop includes an oscillator-based analog-to-digital converter configured to convert an analog signal to a first digital value and a second digital value. The oscillator-based analog-to-digital converter includes a first oscillator having a first oscillation frequency configured to generate a first digital value based on a first signal component of the analog signal. The oscillator-based analog-to-digital converter includes a second oscillator having a second oscillation frequency configured to generate a second digital value based on a second signal component of the analog signal. The first and second signal components are complementary signal components. The feedback loop includes a combiner configured to generate a digital value based on the first digital value, the second digital value, and an offset code. The offset code has a value that increases a difference between the first oscillation frequency and the second oscillation frequency.

Differential voltage-controlled oscillator analog-to-digital converter using input-referred offset

A multiple signal format output driver is configurable to provide a current-mode logic (CML) output signal in response to a CML value of one or more first values of the control signal. The output driver is configurable to provide a low-power, low-voltage positive emitter-coupled logic (low-power LVPECL) output signal in response to a low-power LVPECL value of the one or more first values of the control signal. The output driver is configurable to provide a low-voltage differential signaling (LVDS) output signal in response to an LVDS value of the one or more first values of the control signal. The output driver may be configurable to provide a LVPECL output signal in response to a second value of the control signal. The output driver may be configurable to provide a high-speed current steering logic (HCSL) output in response to a third value of the control signal.

Growing community of inventors

Nashua, NH, United States of America

Rajesh Thirugnanam