Nvidia Corporation

Rajendra Kumar ReddyS

Amit D Sanghani

Shantanu Sarangi

Milind Bhaiyyasaheb Sonawane

Mahmut Yilmaz

Jonathon E Colburn

Sailendra Chadalavda

Pavan Kumar Datla Jagannadha

Bala Tarun Nelapatla

A method for testing. An external clock frequency is generated. Test data is supplied over a plurality of SSI connections clocked at the external clock frequency, wherein the test data is designed for testing a logic block. A DSTA module is configured for the logic block that is integrated within a chip to a bandwidth ratio, wherein the bandwidth ratio defines the plurality of SSI connections and a plurality of PSI connections of the chip. The external clock frequency is divided down using the bandwidth ratio to generate an internal clock frequency, wherein the bandwidth ratio defines the external clock frequency and the internal clock frequency. The test data is scanned over the plurality of PSI connections clocked at the internal clock frequency according to the bandwidth ratio, wherein the plurality of PSI connections is configured for inputting the test data to the plurality of scan chains.

Method and system for dynamic standard test access (DSTA) for a logic block reuse

Growing community of inventors

Bengaluru, India

Rajendra Kumar ReddyS