Deep Vision, Inc.

Rajashekar Reddy Ereddy

Mohamed Shahim

Lava Kumar Bokam

Abhilash Bharath Ghanore

Raju Datla

Suresh Kumar Vennam

Rehan Hameed

Wajahat Qadeer

Sreenivas Aerra Reddy

Sameek Bannerjee

A method for scheduling an artificial neural network includes: accessing a processor representation of a multicore processor comprising processor cores, direct memory access cores, and a cost model; and accessing a network structure defining a set of layers. The method also includes, for each layer in the set of layers: generating a graph based on the processor representation, the graph defining compute nodes, data transfer nodes, and edges representing dependencies between the compute nodes and the data transfer nodes; and generating a schedule for the layer based on the graph, the schedule assigning the compute nodes to the processor cores and assigning the data transfer nodes to the direct memory access cores. The method further includes aggregating the schedule for each layer in the set of layers to generate a complete schedule for the artificial neural network.

Method for static scheduling of artificial neural networks for a processor

A tensor traversal engine in a processor system comprising a source memory component and a destination memory component, the tensor traversal engine comprising: a control signal register storing a control signal for a strided data transfer operation from the source memory component to the destination memory component, the control signal comprising an initial source address, an initial destination address, a first source stride length in a first dimension, and a first source stride count in the first dimension; a source address register communicatively coupled to the control signal register; a destination address register communicatively coupled to the control signal register; a first source stride counter communicatively coupled to the control signal register; and control logic communicatively coupled to the control signal register, the source address register, and the first source stride counter.

Method and tensor traversal engine for strided memory access during execution of neural networks

Growing community of inventors

Hyderabad Telangana, India

Rajashekar Reddy Ereddy