Xiamen Tianma Micro-electronics Co., Ltd.

Tianma Micro-electronics Co., Ltd.

Xiamen Tianma Display Technology Co., Ltd.

Qingjun Lai

Yihua Zhu

Ping An

Zhaokeng Cao

Yong Yuan

Jinjin Yang

Poping Shen

Xiufeng Zhou

Zhaodong Zhang

Shaorong Yu

Xiao Li

Jing Li

Jiaxian Liu

Huimin Xie

Qitai Ji

Chengxu Li

Xiangyuan Li

Jianlong Wu

Wei Li

The present disclosure provides a display panel and a display device. A display area of the display panel includes a plurality of pixel circuits arranged in an array. In a same pixel circuit, a bias adjustment module provides a bias adjustment signal to a first electrode of a driving transistor in a bias adjustment phase. The display mode of the display panel includes a first mode. In the first mode, at least some of the pixel circuits are first pixel circuits. A driving cycle of a first pixel circuit includes a data writing frame and a holding frame. The bias adjustment module of the first pixel circuit provides a first bias adjustment signal in the data writing frame, and a second bias adjustment signal in the holding frame, where a voltage of the first bias adjustment signal is different from a voltage of the second bias adjustment signal.

Display panel and display device

A display panel and a display device are provided. A compensation module of a pixel circuit of a display panel is on in a bias adjustment stage, a data write stage, and a time period between the bias adjustment stage and the data write stage; and/or, a reset module of the pixel circuit is on in the bias adjustment stage and a reset stage and is turned off at least after the compensation module is turned on.

Provided is a display panel. The display panel includes a pixel circuit and a driver circuit. The pixel circuit includes a drive module and a preset module. The preset module is configured to provide a preset signal for the drive module. The driver circuit is configured to provide a control signal for the preset module. At least part of the time period during which the display panel operates includes a transition phase. The transition phase is between the end of a retention frame of the first data refresh area and the start of a data write frame of the second data refresh area. Alternatively, the transition phase is between the end of a data write frame of the second data refresh area and the start of a retention frame of the first data refresh area.

A display panel includes a driver circuit including shift registers with N stages and being cascade with each other, where N≥2, and each shift register includes a first control portion and a second control portion. The first control portion is configured to control a first output signal, where the first output signal of an i-th stage of shift register is an input signal of a j-th stage of shift register, and 1≤i≤N, 1≤j≤N. The second control portion is configured to receive at least the first output signal and a frequency control signal and control a second output signal. In a case where the first output signal is an effective pulse and a time period of the effective pulse is within a time period of an effective pulse of the frequency control signal, the second output signal is the effective pulse.

A display panel includes at least one driving circuit and at least one pixel circuit. A driving circuit of the at least one driving circuit provides a driving signal for a pixel circuit of the at least one pixel circuit. The driving circuit includes N-level shift registers cascaded with each other. N is greater than or equal to two. The pixel circuit provides a display signal for a display unit of the display panel. A shift register of the N-level shift registers includes at least one first transistor. The at least one first transistor includes at least one first active layer, and an active layer with a largest area among the at least one first active layer is a first preset active layer. The pixel circuit includes at least one second transistor. The at least one second transistor includes at least one second active layer.

A display panel includes a base substrate, a first transistor and a second transistor. The first transistor and the second transistor are formed on the base substrate. The first transistor includes a first active layer, a first gate electrode, a first source electrode, and a first drain electrode. The first active layer includes silicon. The second transistor includes a second active layer, a second gate electrode, a second source electrode, and a second drain electrode. The second active layer includes an oxide semiconductor. A length of a channel region of the first transistor is L1. Along a direction perpendicular to the base substrate, a distance between the first gate electrode and the first active layer is D1. The first transistor further includes a third gate electrode. Along the direction perpendicular to the base substrate, a distance between the third gate electrode and the first active layer is D3, and D1<D3.

Display panel and display device are provided. The display panel includes a pixel circuit and a light-emitting element. The pixel circuit includes a driving transistor and an initialization transistor. The initialization transistor is configured to provide an initialization signal for a preset node. The preset node is a gate of the driving transistor, or an anode of the light-emitting element. The pixel circuit includes an oxide semiconductor transistor and a silicon transistor. An active layer of the oxide semiconductor transistor includes an oxide semiconductor, and an active layer of the silicon transistor includes silicon. The pixel circuit includes a first pixel circuit and a second pixel circuit. The first pixel circuit includes a first initialization transistor. The second pixel circuit includes a second initialization transistor. An active layer of the first initialization transistor is connected to an active layer of the second initialization transistor through a first connection wire.

A display panel includes a base substrate, a third transistor and a fourth transistor. The third transistor and the fourth transistor are formed on the base substrate. The third transistor includes a sixth gate electrode, a third active layer, a third source electrode, and a third drain electrode. The third active layer includes an oxide semiconductor. The fourth transistor includes an eighth gate electrode, a fourth active layer, a fourth source electrode, and a fourth drain electrode. The fourth active layer includes another oxide semiconductor. Along a direction perpendicular to the base substrate, a distance between the sixth gate electrode and the third active layer is D. A channel region of the third transistor defined by the sixth gate electrode is a sixth channel region. A length of the sixth channel region is L. A sixth area S=L×D

Disclosed are a display panel and a display device. The display panel includes a pixel circuit and a light-emitting element, in the pixel circuit, the drive device includes a drive transistor; the reset device includes a first double-gate transistor, and a connection node between the first sub-transistor and the second sub-transistor is a second node. The pixel circuit is connected to a first power supply voltage signal terminal, and is configured to receive a first power supply voltage signal, and the first power supply voltage signal is a constant high level signal; and the pixel circuit includes a first capacitor, a first pole plate of the first capacitor is connected to the first power supply voltage signal terminal, and a second pole plate of the first capacitor is connected to the second node.

A display panel includes a base substrate, a first transistor, and a second transistor. The first transistor and the second transistor are formed on the base substrate. The first transistor includes a first active layer, a first gate electrode, a first source electrode, and a first drain electrode. The first active layer includes silicon. The second transistor includes a second active layer, a second gate electrode, a second source electrode, and a second drain electrode. The second active layer includes oxide semiconductor. A length of a channel region of the first transistor is L1. Along a direction perpendicular to the base substrate, a distance between the first gate electrode and the first active layer is D1. A length of a channel region of the second transistor is L2. Along the direction perpendicular to the base substrate, a distance between the second gate electrode and the second active layer is D2.

Provided are a display panel, a driving method thereof and a display device. The display panel includes: a pixel circuit and a light-emitting element, where the pixel circuit includes a light emitting control module, a drive module and a compensation module; the light emitting control module includes a first light emitting control module configured to selectively provide a first power supply signal for the drive module; the drive module is configured to provide a drive current for the light-emitting element and comprises a drive transistor; the compensation module is configured to compensate a threshold voltage of the drive transistor; and a working process of the pixel circuit includes a light emitting stage and a bias stage.

Display panel, driving method thereof and display device

The present application discloses a display panel and a display apparatus. The display panel includes a substrate, a first shielding layer and a driving circuit layer. The first shielding layer is located on a side of the substrate, and the first shielding layer includes a plurality of first shielding units located in a first display region and a plurality of second shielding units located in a second display region. At least a portion of adjacent first shielding units are connected through first connecting parts, and a portion of adjacent second shielding units are connected through second connecting parts. The driving circuit layer is located on a side of the first shielding layer away from the substrate, the driving circuit layer includes a plurality of driving circuits, and each driving circuit includes a driving transistor.

Display panel and display apparatus

A display panel includes a pixel circuit and a driving circuit. The pixel circuit includes a driving transistor. The driving circuit is configured to provide a signal for the pixel circuit, receive a third voltage signal and a fourth voltage signal, and generate an output signal. The third voltage signal is a high-level signal, and the fourth voltage signal is a low-level signal. A working process of the pixel circuit includes a reset phase and a bias phase. The output signal of the driving circuit is a reset signal in the reset phase. The output signal of the driving circuit is a bias signal in the bias phase. In response to the driving transistor being a PMOS transistor, the reset signal is the fourth voltage signal, and the bias signal is the third voltage signal.

Provided are a display panel and a display device. The display panel includes a driver circuit including N stages of cascaded shift registers, where N≥2. A shift register includes a first control part and a second control part. The second control part includes a first control unit and a second control unit. The first control unit comprises a first gating unit. One terminal of the first gating unit is connected to a preset node, another terminal of the first gating unit is connected to a fourth node, and a control terminal of the first gating unit is configured to receive a fifth voltage signal. The second control unit is configured to receive at least a third voltage signal and a signal of the fourth node or receive at least a fourth voltage signal and a signal of a fifth node and generate an output signal.

Display panel and display device having cascaded shift registers

Disclosed are a display panel and a display device. The display panel includes a pixel circuit. In the pixel circuit, a reset device includes a first sub-transistor and a second sub-transistor, and a connection node between the first sub-transistor and the second sub-transistor is a second node; a compensation device includes a third sub-transistor and a fourth sub-transistor, a connection node between the third sub-transistor and the fourth sub-transistor is a third node; the pixel circuit includes a second capacitor and a third capacitor; two pole plates of the second capacitor are respectively connected to a line of first scan signal and the second node; two pole plates of the third capacitor are respectively connected to a line of second scan signal and the third node; and the second capacitor (C) and the third capacitor (C) satisfy: C≤C

Growing community of inventors

Xiamen, China

Qingjun Lai