Applied Micro Circuits Corporation

Prodyut Hazarika

Vinay Ravuri

Paramesh Gopi

Keyur Chudgar

Dmitriy Shtalenkov

Dimitry Vaysburg

A system-on-chip (SoC) is provided with a low power processor to manage power-save mode operations. The SoC has a high-speed group with a high-speed processor, a standby agent, and a governor. In response to inactivity, the governor establishes a power-save mode and deactivates the high-speed group, but not the standby agent. The standby agent monitors SoC input/output (IO) interfaces, and determines the speed requirements associated with a received communication. In response to determining that the communication does not prompt a high-speed SoC operation, the standby agent responds to the communication. Likewise, the standby agent monitors SoC internal events such as housekeeping and timer activity, and the standby performs the tasks if it is determined that the tasks do not require a high-speed SoC operation. Alternatively, if monitored communication or internal event prompts a high-speed SoC operation, the governor activates a member of the high-speed group.

System-on-chip with power-save mode processor

A system and method are provided for the local distribution of stored photo-images to wireless picture frames. The method interfaces a photo-image discovery device, having no dedicated display, to a display monitor presenting a menu of photo-image user prompt options originating from the photo discovery device. A photo-image from the storage site is selected, as well as a wireless picture frame destination. Then, the photo-image is wirelessly sent to the selected destination. In one aspect, the wireless picture frame is selected in response to discovery device movements.

Growing community of inventors

Mountain View, CA, United States of America

Prodyut Hazarika