Synopsys, Inc.

Pramod Notiyath

Santosh Shripad Kulkarni

Rohit Kapur

Jyotirmoy Saikia

Rajesh Uppuluri

Tammy Fernandes

Ashok Anbalan

Roughly described, a scan-based test architecture is optimized in dependence upon the circuit design under consideration. In one embodiment, a plurality of candidate test designs are developed. For each, a plurality of test vectors are generated in dependence upon the circuit design and the candidate test design, preferably using the same ATPG algorithm that will be used downstream to generate the final test vectors for the production integrated circuit device. A test protocol quality measure such as fault coverage is determined for each of the candidate test designs, and one of the candidate test designs is selected for implementation in an integrated circuit device in dependence upon a comparison of such test protocol quality measures. Preferably, only a sampling of the full set of test vectors that ATPG could generate, is used to determine the number of potential faults that would be found by each particular candidate test design.

Growing community of inventors

Banaglore, India

Pramod Notiyath