Psemi Corporation

Motorola Corporation

Freescale Semiconductor,inc.

Peregrine Semiconductor Corporation

Fairchild Semiconductor Corporation

Poojan Wagh

Kashish Pal

Keith Bargroff

Tero Tapio Ranta

Robert Mark Englekirk

Simon Edward Willard

Pallab Midya

Patrick Lee Rakers

Lawrence Edwin Connell

David Kovac

Matthew Richard Miller

William J Roeckner

David Alan Podsiadlo

Dan William Nobbe

Emre Ayranci

Chris Olson

Eric S Shapiro

Christopher C Murphy

Jeffrey A Dykstra

Jonathan James Klaren

Joseph P Golat

William John Rinderknecht

William T Waldie

Andrew J Pagones

Joseph M Ingino

Yan Cui

Jason H Branch

David P Kovac

Vikram B Karnani

Neil Calanca

Harish Raghavan

Arun Srikanth Peri

Tao Wu

Circuits and methods enabling common control of an agent device by two or more buses, particularly MIPI RFFE serial buses. In essence, the invention provides flagging signals designating completed register write operations to denote which of two registers are active, such that synchronization is accomplished in a clock-free manner. One embodiment includes at least two decoders, each including a common register and a bus (S/P) decoder coupled to a respective bus and to the common register. The S/P decoder asserts a write-complete signal when a write operation to a corresponding common register is completed. A multiplexer has at least two selectable input bus ports coupled to the common registers within the at least two decoders. A selection circuit selects an input bus port of the multiplexer in response to the assertion of a last write-complete signal from the S/P decoders.

Interface bus combining

Various methods and circuital arrangements for biasing one or more gates of stacked transistors of an amplifier are possible where the amplifier is configured to operate in at least an active mode and a standby mode. Circuital arrangements can reduce bias circuit standby current during operation in the standby mode while allowing a quick recovery to normal operating conditions of the amplifier. Biasing an input transistor of the stacked transistors can be obtained by using a replica stack circuit.

Standby voltage condition for fast RF amplifier bias recovery

Various methods and circuital arrangements for biasing one or more gates of stacked transistors of an amplifier are possible where the amplifier is configured to operate in at least an active mode and a standby mode. Circuital arrangements can reduce bias circuit and stacked transistors standby current during operation in the standby mode and to reduce impedance presented to the gates of the stacked transistors during operation in the active mode while maintaining voltage compliance of the stacked transistors during both modes of operation.

Gate drivers for stacked transistor amplifiers

Bias circuits and methods for silicon-based amplifier architectures that are tolerant of supply and bias voltage variations, bias current variations, and transistor stack height, and compensate for poor output resistance characteristics. Embodiments include power amplifiers and low-noise amplifiers that utilize a cascode reference circuit to bias the final stages of a cascode amplifier under the control of a closed loop bias control circuit. The closed loop bias control circuit ensures that the current in the cascode reference circuit is approximately equal to a selected multiple of a known current value by adjusting the gate bias voltage to the final stage of the cascode amplifier. The final current through the cascode amplifier is a multiple of the current in the cascode reference circuit, based on a device scaling factor representing the relative sizes of the transistor devices in the cascode amplifier and in the cascode reference circuit.

Cascode amplifier bias circuits

Various methods and circuital arrangements for controlling an RF amplifier while reducing size, cost and power consumption are presented. Included is an amplifier controller unit that provides different current amplification stages, via corresponding calibration and control blocks, that can be used for calibrating an output power of the RF amplifier based on a reference current. Order of the current amplification stages starting from the reference current allow reduction in size, cost and power consumption. A fixed or programmable offset current may be added to an output current provided by a current amplification stage.

Universal RF amplifier controller

Growing community of inventors

Sleepy Hollow, IL, United States of America

Poojan Wagh