Freescale Semiconductor,inc.

Ping Wu

Peng Liu

Qingchun He

A semiconductor device includes a lead frame having a die support area and a plurality of inner and outer row leads surrounding the die support area, and a semiconductor die mounted on the die support area and electrically connected to the leads with bond wires. A molding material encapsulates the semiconductor die, the bond wires, and the leads, and defines a package body. The semiconductor device further includes connection bars extending vertically from the leads to a top surface of the package body. The connection bars connect the inner row leads to respective ones of the outer row leads before the molding process is performed.

Semiconductor device and lead frame having vertical connection bars

A method for assembling a quad flat no-lead (QFN) device includes mounting and electrically connecting a die to a pre-plated lead frame (PPF) to form a sub-assembly, where the plating is solder-wettable and the lead frame has notches in the lead fingers located along the device boundary. The sub-assembly is then encapsulated to (1) leave the distal ends of the lead fingers exposed and (2) have the edge of the encapsulant adjacent to the notches. The sub-assembly is then singulated to leave distal lead segments protruding from the resulting device. The protruding exposed segments are then bent to be substantially parallel to the device sidewalls. Consequently, the plated surface of each lead extends along portions of both the bottom and one side of the device.

Packaged integrated circuit device having bent leads

A semiconductor package is assembled using first and second lead frames. The first lead frame includes a die flag and the second lead frame includes lead fingers. When the first and second lead frames are mated, the lead fingers surround the die flag. Side surfaces of the die flag are partially etched to form an extended die attach surface on the die flag, and portions of the top surface of each of the lead fingers also are partially etched to form lead finger surfaces that are complementary with the etched side surfaces of the die flag. A semiconductor die is attached to the extended die attach surface and bond pads of the semiconductor die are electrically connected to the lead fingers. An encapsulating material covers the die, electrical connections, and top surfaces of the die flag and lead fingers.

Semiconductor package and lead frame therefor

A method of making semiconductor devices includes producing an array of first lead frames having rows of first electrical contact elements on respective sides. Sub-assemblies are produced by applying a first molding compound peripherally to provide support between the first electrical contact elements of each of the first lead frames, and singulating the sub-assemblies. An array of assemblies is produced, each of which includes a second lead frame having rows of second electrical contact elements on respective sides, a respective one of the sub-assemblies disposed in the second lead frame with the rows of first electrical contact elements nested adjacent to and inside the rows of second electrical contact elements, and a semiconductor die mounted on the sub-assembly. The assemblies are encapsulated using a second molding compound with the rows of first and second electrical contact elements exposed on adjacent sides of an active face of the respective assembly.

Growing community of inventors

Tianjin, China

Ping Wu