Kalray

Pierre Guironnet De Massas

Benoit Dupont De Dinechin

Benoît Dupont De Dinechin

Vincent Ray

Thomas Champseix

A processor having a plurality of protection rings and comprising a protection ring management system in which the attributions of exceptions or privileged resources to protection rings are defined by a programmable table.

Processor with a configurable distribution of privileged resources and exceptions between protection rings

A method for synchronizing multiple processing units, comprises the steps of configuring a synchronization register in a target processing unit so that its content is overwritten only by bits that are set in words written in the synchronization register; assigning a distinct bit position of the synchronization register to each processing unit; and executing a program thread in each processing unit. When the program thread of a current processing unit reaches a synchronization point, the method comprises writing in the synchronization register of the target processing unit a word in which the bit position assigned to the current processing unit is set, and suspending the program thread. When all the bits assigned to the processing units are set in the synchronization register, the suspended program threads are resumed.

Growing community of inventors

Allevard, France

Pierre Guironnet De Massas