Nxp B.v.

Pierre Goarin

Gerben Doornbos

Jan Sonsky

Aurelie Humbert

Evelyne Gridelet

Robertus Theodorus Fransiscus Van Schaijk

Romain Delhougne

Almudena Huerta

A sensor device () for detecting particles, the sensor device () comprising a substrate (), a first doped region () formed in the substrate () by a first dopant of a first type of conductivity, a second doped region () formed in the substrate () by a second dopant of a second type of conductivity which differs from the first type of conductivity, a depletion region () at a junction between the first doped region () and the second doped region (), a sensor active region () adapted to influence a property of the depletion region () in the presence of the particles, and a detection unit () adapted to detect the particles based on an electric measurement performed upon application of a predetermined reference voltage between the first doped region () and the second doped region (), the electric measurement being indicative of the presence of the particles in the sensor active region ().

PN junction chemical sensor

A read only memory is manufactured with a plurality of transistors () on a semiconductor substrate (). A low-k dielectric () and interconnects () are provided over the transistors (). To program the read only memory, the low-k dielectric is implanted with ions () in unmasked regions () leaving the dielectric unimplanted in masked regions (). The memory thus formed is difficult to reverse engineer.

Reverse engineering resistant read only memory

A planar extended drain transistor () is provided which comprises a control gate (), a drain region (), a channel region (), and a drift region (), wherein the drift region () is arranged between the channel region () and the drain region (). Furthermore, the control gate () is at least partially buried into the channel region () and the drift region () comprises a doping material density which is lower than the doping material density of the drain region ().

Planar extended drain transistor and method of producing the same

A method of manufacturing a semiconductor device (), the method comprising forming a sacrificial pattern having a recess on a substrate (), filling the recess and covering the substrate and the sacrificial pattern with a semiconductor structure, forming an annular trench in the semiconductor structure to expose a portion of the sacrificial pattern and to separate material () of the semiconductor structure enclosed by the annular trench from material () of the semiconductor structure surrounding the annular trench, removing the exposed sacrificial pattern to expose material of the semiconductor structure filling the recess, and converting the exposed material of the semiconductor structure filling the recess into electrically insulting material ().

Semiconductor device and a method of manufacturing the same

A non-volatile memory device on a substrate layer () comprises source and drain regions () and a channel region (). The source and drain regions () and the channel region () are arranged in a semiconductor layer () on the substrate layer (). The channel region () is fin-shaped and extends longitudinally (X) between the source region and the drain region (). The channel region () comprises two fin portions () and an intra-fin space (), the fin portions () extending in the longitudinal direction (X) and being spaced apart, and the intra-fin space () being located in between the fin portions (), and a charge storage area () is located in the intra-fin space () between the fin portions ().

Finfet-based non-volatile memory device

Method of manufacturing a non-volatile memory device on a semiconductor substrate in a memory area, said non-volatile memory device comprising a cell stack of a first semiconductor layer, a charge trapping layer and an electrically conductive layer, the charge trapping layer being the intermediate layer between the first semiconductor layer and the electrically conductive layer, the charge trapping layer comprising at least a first insulating layer; the method comprising: &#x2014;providing the substrate having the first semiconductor layer; &#x2014;depositing the charge trapping layer; &#x2014;depositing the electrically conductive layer; &#x2014;patterning the cell stack to form at least two non-volatile memory cells, and &#x2014;creating a shallow trench isolation in between said at least two non-volatile memory cells.

SONOS memory device with optimized shallow trench isolation

The present invention relates to a non-volatile memory device on a substrate layer comprising semiconductor source and drain regions, a semiconductor channel region, a charge storage stack and a control gate; the channel region being fin-shaped having two sidewall portions and a top portion, and extending between the source region and the drain region; the charge storage stack being positioned between the source and drain regions and extending over the fin-shaped channel, substantially perpendicularly to the length direction of the fin-shaped channel; the control gate being in contact with the charge storage stack, wherein&#x2014;an access gate is provided adjacent to one sidewall portion and separated therefrom by an intermediate gate oxide layer, and&#x2014;the charge storage stack contacts the fin-shaped channel on the other sidewall portion and is separated from the channel by the intermediate gate oxide layer.

Growing community of inventors

Etterbeek, Belgium

Pierre Goarin