Zilog, Inc.

Phillip D Verinsky

Monte J Dalrymple

Don Smith

A universal bus interface compatible with a number of different bus interface protocols is disclosed. In any given application, the control lines carrying signals by a processor are connected to the appropriate interface signal pins of the bus interface with all unused interface signal pins tied to their inactive level. The bus interface derives a strobe signal from the timing information carried by the control lines from the processor. The strobe signal derived by the interface controls data flow within a peripheral device or data flow between a peripheral device and a processor without the aid of any clock signals. A NAND-gate is used in the interface to derive the strobe signal from processor control signals. The NAND-gate comprises a number of inverters arranged in parallel each located close to an interface input pin to eliminate the need for any logic for driving the gate. The outputs of the inverters are connected to a common node to provide the strobe signal. When the output of an inverter falls from high to low, a feedback loop causes the output of the inverter to be in a high impedance state so that the low state of the output of such inverter does not prevent the NAND-gate output from being pulled to the high state by the output of a different inverter.

Growing community of inventors

San Jose, CA, United States of America

Phillip D Verinsky