Bull S.a.

Philippe Schreck

Daniel Carteau

Patricia Giacomini

A peripheral mass memory subsystem (PSS.sub.1, PSS.sub.2) of an information processing system including at least one central host (H.sub.1, H.sub.2, H.sub.4, H.sub.4), two control units (UC.sub.1, UC.sub.2) and at least one mass memory (BMD.sub.1, BMD.sub.2, . . . ,) with independent electrical power supplies (ALIM.sub.1, ALIM.sub.2, BAT.sub.1, BAT.sub.2) and each having a plurality of structural (hardware+microsoftware) elements (PR.sub.1 -PR.sub.2, DE.sub.1 -DE.sub.2, CA.sub.1 -CA.sub.2, HA.sub.1 -HA.sub.2, DA.sub.1 -D.sub.2) connected to a first and/or a second parallel-type bus (B.sub.1, B.sub.2). The subsystem is characterized in that it includes a microsoftware architecture (AML) that executes the commands of the host and informs the host of changes in state of the mass memory and is embodied by a plurality of functional microsoftware subassemblies (P, H, D, C, S), each of them specific to each structural element of each control unit and implemented in its hardware structure.

Peripheral mass memory subsystem have identical controllers connected to

A protected method of fast writing of information for at least one mass memory apparatus (DMM.sub.1) belonging to an information processing system including at least one central host (H.sub.1, H.sub.2), two control units (UC.sub.1, UC.sub.2) with independent electrical power supplies (ALIM.sub.1, ALIM.sub.2, BAT.sub.1, BAT.sub.2) connected to a first and second parallel bus (B.sub.1, B.sub.2) is disclosed wherein the method is characterized in that, if the host (H.sub.1, H.sub.2) is connected to each of the two buses via at least one first host adaptor (HA.sub.1, HA.sub.2) belonging to the first control unit (UC.sub.1, UC.sub.2) and the mass memory (D.sub.1 -D.sub.5) is connected to each of the two buses via a first and a second mass memory adaptor (DA.sub.1, DA.sub.2) belonging to the first and second control unit, respectively, which include a first and a second memory buffer (MTD.sub.1, MTD.sub.2), respectively, I--the block of data to be written is memorized in the first host buffer (MTH.sub.1, MTH.sub.2) and memory buffer (MTD.sub.1, MTD.sub.2); II--the first mass memory adaptor (DA.sub.1, DA.sub.2) reserves the mass memory (D.sub.1 -D.sub.5, D.sub.6 -D.sub.10); III--the mass memory adaptor (DA.sub.1) then informs the host adaptor (HA.sub.1) of this, which host adaptor then sends an acknowledgement signal to the central host (H.sub.1); IV--the operation of writing the block in its entirety is performed in the mass memory under the direction of the first mass memory adaptor (DA.sub.1) or the second, if the first is defective. The invention is applicable to mass memory subsystems.

Growing community of inventors

Maurepas, France

Philippe Schreck