Texas Instruments Corporation

Philip A Roden

Brian T Deng

William Alan Saperstein

Arthur Monroe Turner

Andrew Steven Dewa

Mark W Heaton

David W Rekieta

Khodor S Elnashar

Patrick C Neil

Carter Bruce Simpson

Steve K Tsang

Carter B Simpson

System and method for establishing and maintaining resonant oscillations of a torsional hinged device such as a pivotally hinged mirror. The system and methods comprise a permanent magnet mounted to the pivoting mirror that interacts with an electromagnetic coil. The magnetic coil is periodically connected and disconnected from a DC power supply in response to a series of drive pulses having a timing and duration such that the magnetic forces generated by the interaction of the permanent magnet and the electromagnetic coil maintains resonant oscillations of the device.

Pulse drive of resonant MEMS devices

A power management method and system which includes providing a system having a plurality of clock operated circuits, each clock operated circuit being operable in response to the receipt of clock signals. A first subplurality of the clock operated circuits receives an uninterrupted stream of clock signals and thereby is uninterruptably operable and a second plurality of the clock operated circuits receives a normally off interruptable stream of clock signals and is normally inoperable. The system is sampled for the presence of data signals being input thereto. The clock signals are sent to the second plurality of circuits in response to the sampling the presence of data signals being input to the system to cause the second plurality of circuits to be operable. The data signals are transmitted to the second plurality of circuits after a time delay equal to or greater than the expired time from the sampling to the sending. The system can have a plurality of input/output terminals with the sampling comprising being at each of the input/output terminals. The system includes a clock for providing the clock signals and a decode logic for sampling at one of the input/output terminals and an arbiter circuit for sampling at the other input/output terminal.

Dynamic device power management

A block data transfer system may comprise a microprocessor integrated within a bus controller, a bus, and a plurality of computer boards coupled together via the bus. A (programmable array logic device), integrated within the bus controller, allows an efficient block transfer of data between components on the computer boards by asserting a binary signal to indicate to the bus controller when to continue the data transfer and when to truncate the data transfer. The utilizes a counter, dependent upon the data transfer size, to control the binary indication signal. The binary signal overrides the architectural data transfer protocol, thereby eliminating 'protocol overhead' timing associated in multiple data transfers by allowing the entire data block to transfer within one transfer protocol period.

Multiple block transfer mechanism

A dual bus controller includes a system bus control module connected to a local bus control module. An optional filter is also connected to the system bus control module. A plurality of programmable status registers for the local bus is connected to the local bus control module and a time dependent reset circuit is connected to both the system bus control module and the local bus control module. The dual bus controller allows simultaneous, autonomous activity with both the local bus and the system bus via the local bus and system bus control modules. The unique interaction between the local bus and system bus control modules also allow both the local bus and system bus to interact with the dual bus controller operating as a slave without any imposed speed limitations by actively resolving bus collisions and 'live-lock' conditions.

Integrated dual bus controller

A bus interface system includes a processor unit 10 a local bus 11 coupled to the processor unit and interface circuitry 12 coupled to the local bus 11 for providing continuous generation of addresses on the local bus 11 or on a system bus 15. The local bus 11 may be a processor bus on a computer board while the system bus 15 may be an architectural bus standard such as Futurebus+. The interface circuitry 12 includes a universal address generator 14 that provides proper address generation on both system bus 15 and local bus 11. Also a method of generating addresses includes loading an address into an address register, saving the address if it is the first address, outputting the address to a local or system bus, incrementing the address, and repeating sequence at the loading step.

Growing community of inventors

Plano, TX, United States of America

Philip A Roden