Chipscale, Inc.

Samsung Electronics Co., Ltd.

Wafer-level Packaging Portfolio LLC

Phil P Marcoux

James L Young

Changsheng Chen

Wendell B Sander

A method and apparatus for off-chip ESD protection, the apparatus includes an unprotected ICstacked on an ESD protection chipand employing combinations of edge wrapand through-silicon via connectorsfor electrical connection from an external connection leadon a chip carrieror system substrate, to an ESD protection circuit, and to an I/O traceof the unprotected IC. In one embodiment the invention provides an ESD-protected stackof unprotected IC chipsthat has reduced hazard of mechanical and ESD-damage in subsequent handling for assembly and packaging. The method includes a manufacturing methodfor mass producing embedded edge wrap connectorsduring the chip manufacturing process.

Connection for off-chip electrostatic discharge protection

A packaging technique for electronic devices includes wafer fabrication of flexible contacts on the bottom surface of the substrate underneath the active circuit. Inherently reliable contacts suitable for a variety of devices can be formed via a simple fabrication process with good wafer packing density. For one embodiment, a trench is formed from the back of the substrate, exposing an upper conductive layer on the top surface. A standoff is formed on the bottom surface of the substrate. A lower conductive layer is formed that runs from and electrically connects with the exposed portion of the upper conductive layer onto the substrate standoff. The standoff is removed, releasing the formed conductors, resulting in a flexible contact.

Semiconductor with bottom-side wrap-around flange contact

A method and apparatus for an electronic component package of a passive component using wafer level processing is provided. Posts are formed on the active side of the substrate of an electronic component. A conductive layer leads the contact areas of the electronic component to the tops of the posts. The conductive layer on the top of the posts acting as leads, attaching to traces on a printed circuit board.

Integrated passive components and package with posts

A method and apparatus for an electronic component package of a passive component using wafer level processing;is provided. Posts are formed on the active side of the substrate of an electronic component. A conductive layer leads the contact areas of the electronic component to the tops of the posts. The conductive layer on the top of the posts acting as leads, attaching to traces on a printed circuit board.

A packaging technique for electronic devices includes wafer fabrication of contacts on the bottom surface of the substrate underneath the active circuit. Inherently reliable contacts suitable for a variety of devices can be formed, via a simple fabrication process, with good wafer packing density. In one embodiment, a trench is formed in the top surface of a substrate parallel to the edge of its electronic circuit. A gold wire extends from a connection point within the circuit into the trench. The gold wire may run over an insulating layer that ends part way through the trench. After epoxy encapsulating the top of the substrate, it is back thinned to expose the bottom surface of the gold wire. Either the back thinning is selective so as to form a substrate standoff, or an epoxy standoff is applied to the bottom of the substrate. A solderable wire runs onto the standoff from the gold wire exposed on the protrusion, possibly over another insulation layer. If an insulative substrate is used, the insulation layers may be optional. Sawing separates the electronic devices and completes their fabrication, without a subsequent assembly step. In another embodiment, the trench in which the gold wires and the solderable wires connect is formed from the bottom of the substrate after it has been epoxy encapsulated. Optionally, the bottom surface of the substrate of the finished device drops down to be co-planar with the contact bottom surfaces, so as to conduct heat out of the device.

Growing community of inventors

Mountain View, CA, United States of America

Phil P Marcoux