Nokia Corporation

St-ericsson Sa

Corehw Semiconductor Oy

Nokia Mobile Phones Limited

Telefonaktiebolaget Lm Ericsson (publ)

Petri Heliö

Paavo Väänänen

Tomi-Pekka Takalo

Petri Korpi

Niko Mikkola

Petri Kotilainen

Markus Hakamo

Sami Vilhonen

Johannes Petrus Antonius Frambach

Tapio Kuiri

Kalle Asikainen

Jouni Tapio Kinnunen

A capacitor structure implemented as a layered structure including a plurality of alternating dielectric and metallization layers, and a method of manufacturing such capacitor structure. The capacitor structure including at least one lateral parallel plate capacitor part (LPP part) including two first electrodes on two different layers separated by dielectric material of a plurality of the alternating layers, and at least one vertical parallel plate capacitor part (VPP part) including two second electrodes each including a plurality of superimposed slabs or bars arranged on a plurality of the metallization layers. The at least one LPP part is electrically coupled with the at least one VPP part to form the capacitor structure. A variation in capacitance value of the at least one LPP part due to a variation of thickness of dielectric material is at least partially compensated by an opposite variation in capacitance value of the at least one VPP part.

Capacitor structure

A capacitor structure implemented using a semiconductor process. The capacitor structure includes a plurality of interdigitated positive and negative electrode fingers separated by a dielectric material, and a plurality of patterned metallization layers separated by the dielectric material. Each interdigitated electrode finger comprises a lateral part formed on one of at least two essentially parallel first metallization layers and a vertical part includes a plurality of superimposed slabs or bars disposed on a plurality of second metallization layers between said first metallization layers and electrically connected to each other and to the lateral part with a plurality of electrically conducting vias traversing through dielectric material separating adjacent metallization layers. Vertical distance between each pair of at least partially superimposed lateral parts of two adjacent electrode fingers is substantially equal to lateral distance between two adjacent vertical parts.

Capacitor structure and a chip antenna

A frequency divider comprises a signal generation stage arranged to employ a clock at a clock frequency to provide a first reference signal and a second reference signal, the second reference signal corresponding to the first reference signal delayed by half a period of the clock signal. A synchronization stage is arranged to generate an output signal having an output frequency divided from the clock frequency by switching between the first reference signal and the second reference signal once per cycle of the output signal.

Frequency division

A resistive/residual Charge to Digital Timer (RCDT) provides efficient, accurate measurement of short time delay between two signals, by converting the time delay to current, and measuring the charge integrated by a capacitor over a duration. In one embodiment, in quantizing this charge (measured as voltage), a residual charge is maintained cycle-to-cycle. This allows for implementation of a Noise shaping Charge to Digital Timer (NCDT), providing improved resolution over a plurality of measurement cycles. The RCDT/NCDT is particularly (but not exclusively) well suited for phase error detection in a Digital Phase Locked Loop.

Resistive/residue charge-to-digital timer

The charge-to-digital timer apparatus and method disclosed herein estimates the elapsed time between two signals, e.g., a start signal and a stop signal. To that end, at least a capacitive load is charged with a known current to generate a load voltage. Subsequently, a first voltage is ramped in a plurality of discrete voltage steps associated with a plurality of known capacitances until the ramped voltage satisfies a predetermined criterion relative to a second voltage. The elapsed time is determined from the discrete voltage steps, one of the first and second voltages, the known current, and the known capacitive load.

Charge-to-digital timer

A calibration method disclosed herein calibrates at least one of a capacitive load and a charging current controlling a charge-to-digital timer (CDT). In general, the disclosed calibration method measures multiple calibration phases based on start and stop signals separated by a known time difference, and therefore having a known phase, and adjusts at least one of the capacitive load and the charging current of the CDT based on the measured calibration phases. In so doing, the disclosed calibration method reduces power dissipation and peak supply currents over the frequency range of the CDT.

Calibration of a charge-to-digital timer

The proposed apparatus and is used for signal generation by multiplexing signals such that there appears no glitches in an output signal. The present apparatus utilizes the knowledge of phase difference between input oscillator signals being multiplexed in order to provide a glitchless output signal. The apparatus comprises a first selection circuit configured to synchronize its response to a first control signal to a next determined event of one of input oscillator signals and convey an input oscillator signal to its output in response to the first control signal. The apparatus comprises a similar selection circuit for each input oscillator signal being multiplexed. Outputs of the selection circuits may be connected to a combining circuit which combines the outputs, thus providing the glitchless output signal.

Signaling generation through multiplexing

Disclosed is a digital dividing circuit for dividing a timing signal. Memory elements are disposed in opposed pairs at opposed sides of a data loop. Each memory element is clocked to change the data bit it stores on each clock pulse. At least two opposed nodes along the data loop are coupled to one another by a memory content check MCC sub-circuit. The MCC checks for a desired relation between nodes. If the desired relation exists, then data values and phases rotate a step around the data loop during each clock cycle. If the desired relation does not exist, then the data value on one node is used to correct the data value on the opposed node so to achieve the desired relation. The clock signal is divided based on the number of memory elements around the data loop, and some or all pairs of opposed memory elements may be coupled through the MCC.

Digital clock dividing circuit

The invention relates to a method for tuning a filter (). The filter has at least one variable time constant, by which the location of the pass band (pc) of said at least one filter can be changed. In the method, at least one reference signal is inputted in said filter (), and the frequency of said at least one reference signal is changed, and/or said at least one time constant of the filter () is changed. The method also comprises the steps of measuring the strength of the output signal of the filter () and determining, on the basis of the measurement on the strength of the output signal of the filter (), the location of the pass band of said filter ().

Method for tuning a filter

This invention describes a method for simultaneous precise center frequency tuning and limiting a gain variation of a voltage controlled oscillator (VCO) of a phase locked loop (PLL) of an electronic device (e.g., a communication device, a mobile electronic device, a mobile phone, etc.). The invention utilizes frequency measurements and arithmetical optimizations. More specifically, the invention implementation is based on an analysis which includes measuring a frequency of a VCO and calculating a gain of the voltage controlled oscillator (VCO) using a predetermined criterion. The key element for implementing said analysis is a control and arithmetic block. The present invention can be used in any radio architecture that requires limiting of the VCO gain variation and tuning its center frequency.

VCO center frequency tuning and limiting gain variation

The invention relates to a method for implementing a transceiver, in which method radio-frequency signals are transmitted and received with a transceiver for communicating information. A radio-frequency signal received at a receiving stage is subjected to at least a first filtering step, in which a desired receiving signal is separated from the signal with a filter. A signal to be transmitted at a transmission stage is subjected to at least a second filtering step, in which a desired transmission signal is separated from the signal with a filter, to be transmitted. In the method, the same filter is used at least partly in said first and second filtering steps.

Growing community of inventors

Tampere, Finland

Petri Heliö