Bell Telephone Laboratories

Peter Kusulas, Jr

Don R Draper

A circuit for the detection of write errors in a memory with selectable byte addressing. The memory is capable of selectively writing bytes within a memory word by decoding control signals and address signals received from a processor. The decoder and transmission path of the control signals are checked by the processor generating incorrect parity for the bytes which are not to be written. The memory decodes the control signals, checks the parity of the bytes, and generates a write parity error if the decoder selects a byte with incorrect parity to be written. If the memory malfunctions and spuriously writes an unselected byte, this fact will be detected when the unselected byte is read. The memory checks each byte read for parity, and incorrect parity causes the memory to transmit a read memory error to the processor.

Growing community of inventors

Glen Ellyn, IL, United States of America

Peter Kusulas, Jr