Intel Corporation

Texas Instruments Corporation

Peter D Vogt

Eric Dahlen

Warren Morrow

Frank E LeClerg

James L Gula

Apparatus and methods of increasing the data rate and bandwidth of system memory including stacked memory device dice. The system memory includes a memory device having a plurality of memory device dice in a stacked configuration, a memory controller coupled to the stacked memory device dice, and a partitioned data bus. The memory device dice each include one, two, or more groups of memory banks. By configuring each memory device die to deliver all of its bandwidth over a different single partition of the data channel, the system memory can achieve an increased data rate and bandwidth without significantly increasing costs over typical system memory configurations that include stacked memory device dice.

Method for improving bandwidth in stacked memory devices

A memory system includes multiple memory modules, which communicate with a memory controller over one or more channels. When a memory module receives an initialization command from a processor or the memory controller, the memory module performs an initialization procedure of the memory locations associated with the memory module. In an embodiment, at least a portion of the initialization procedure is performed in parallel with the other memory modules performing initialization procedures. Each memory module may include a buffer module, which receives the initialization command, and generates and sends data packets with the initialization data to the memory locations. A memory module also can receive a test command from the processor or memory controller, which causes the memory module to read data from the memory locations, compare that data with expected data, and keep track of any errors that may occur.

Distributed memory initialization and test methods and apparatus

In some embodiments, a system includes a first memory assembly coupled to a first channel and a second memory assembly coupled to a second channel. The system includes a memory controller to write first and second primary data sections to the first and second memory assemblies, respectively, and write first and second redundant data sections to the second and first memory assemblies, respectively, wherein the first and second redundant data sections are redundant with respect to the first and second primary data sections, respectively. Other embodiments are described and claimed.

Interleaved mirrored memory systems

In some embodiments, a memory controller includes first and second memory channel interfaces and memory access control circuitry. The memory access control circuitry is to send first and second primary data sections to the first and second memory channel interfaces, respectively, and send first and second redundant data sections to the second and first memory channel interfaces, respectively. The first and second redundant data sections are redundant with respect to the first and second primary data sections, respectively. Other embodiments are described and claimed.

Memory controllers with interleaved mirrored memory modes

An interrupt system provides interrupt signals to devices to be interrupted by indicating the presence of interrupts in a random access memory associated with each of the devices to be interrupted. The address of the interrupt signal that is written is assigned to a respective one of a plurality of addresses, each of which is assigned to a respective one of a plurality of interrupting devices and is indicative of the priority of the interrupt. The controller associated with each of the devices to be interrupted causes a scan of the associated memory and when an interrupt is detected, the address of the interrupt is sent to the interrupted device. The interrupted device then recognizes the interrupt by reason of its address and performs the appropriate interrupt routine. When an interrupt is written into the memory, a comparison is made of the address of the newly written interrupt with the address of the last scanned position. If the last scanned position has an address of higher priority than that of the newly written interrupt, scanning begins at the last scanned position. Otherwise, the newly written interrupt is read and its address sent to the interrupted device. Scanning commences from that point. The address of the last scanned positioned is compared with the address sent to the interrupted device to determine whether there has been a reference made to the memory in the time between the scanning of the last scanned position and the newly written interrupt. If the address of a last scanned position is of a lower priority, than the address sent to the interrupted device, scanning proceeds from a predetermined address.

Growing community of inventors

Boulder, CO, United States of America

Peter D Vogt