Texas Instruments Corporation

Peter Aberl

Sandeep Rao

Anil Varghese Mani

Ralf Eckhardt

Aishwarya Dubey

Thomas Anton Leyrer

Rajat Sagar

Eldad Falik

A non-transitory device-readable medium, which may be embodied in a device, such as a radar receiver, stores instructions that, when executed by processing circuitry, are configured to perform operations to identify a region of interference. An analog signal is generated based on received signals reflected from a target object and an interfering object. The analog signal is converted to an initial time-domain data set. Processing circuitry is configured or instructed to perform a transform operation on the initial time-domain data set to generate a frequency-domain data set, based on which a region of interference may be identified. Subsequent operations may be performed to facilitate identification of the region of interest including thresholding, inverse transforming, subtracting, and/or combining. The processing circuitry may be further configured or instructed to generate repaired time-domain data from which corrupted time-domain samples to remove data associated with the interfering object.

Detection of in-band interference

A method is provided. In some examples, the method includes performing, by processing circuitry, a first transform operation on a first time-domain data set to generate a frequency-domain data set. In addition, the method includes determining, by the processing circuitry, that at least one portion of the frequency-domain data set satisfies a first threshold magnitude. The method also includes performing, by the processing circuitry, an inverse transform operation on the at least one portion of the frequency-domain data set to generate a second time-domain data set. The method further includes identifying, by the processing circuitry and based on the second time-domain data set, a region of interference in the first time-domain data set.

A circuit includes a buffer, a first programmable real-time unit (PRU), and a second PRU. The first PRU is coupled to the buffer and configured to couple to an input interface. The first PRU is further configured to receive first data sampled by the input interface and receive second data sampled by the input interface. The first PRU is further configured to multiplex the first data and the second data to generate multiplexed data and transmit the multiplexed data to the buffer. The second PRU is coupled to the buffer and configured to couple to an output interface. The second PRU is further configured to obtain the multiplexed data from the buffer and transmit the multiplexed data via an Ethernet physical layer.

Sample based data transmission over low-level communication channel

A device is provided that includes a processor, a flash memory configured to store error correcting code (ECC) blocks for execution in place (XIP) processing by the processor, wherein an ECC block includes a data block and an ECC code for the data block, a flash interface controller coupled to the flash memory, and an error correcting code (ECC) engine coupled between the processor and the flash interface controller, wherein the ECC engine is configured to receive a read command for the flash memory from the processor, to translate a read address to an ECC block address, to read the ECC block at the ECC block address from the flash memory via the flash interface controller, and to verify the ECC code in the read ECC block.

Safe execution in place (XIP) from flash memory

Method and apparatus for serial data transfer between at least two modules () connected to each other by way of a serial data bus () where the data transfer is governed by a clock signal (CLK). The modules () each comprise a receiver unit () for the reception of the data and a transmitter unit () for the transmission of data. The output of a data value by the transmitter unit () of one module () to another module () at the serial data bus (), and the import of the data value by the receiver unit () of the corresponding other module () are initiated by slopes of the clock signal (CLK). The clock signal that triggers the transmission of this data value in the one module () is delayed via a delay element () one pulse repetition period (&#x394;TP) of the clock signal (CLK).

Method and apparatus for data transfer between at least two modules interconnected by a serial data bus

In a serial interface unit () for the transmission and reception of data under the control of clock signals, the data are output from a data source to a data output () via an output driver (). A transmit monitor () compares the data supplied by the data source with the data received at the data output () via the output driver (). The transmit monitor outputs an error signal when the data so compared do not coincide.

Growing community of inventors

Kranzberg, Germany

Peter Aberl