Intel Corporation

Paul S Durley

Huimin Chen

Darren S Crews

Reed D Vilhauer

Chunyu Zhang

Sridharan Ranganathan

Vinu K Elias

Robert O Bruckner

William L Sanderson, Iv

Kevin R Mullen

Disclosed herein is a system to minimize power leakage. The system is configured to include a system-on-chip (SOC). The SOC is configured to include a Universal Serial Bus (USB) physical subsystem and system firmware, wherein the system firmware conveys USB related events to the SOC. The system is configured to include a power management apparatus, where the power management apparatus includes USB wake functionality and USB On-the-Go (OTG) functionality.

Block partition to minimize power leakage

Systems and methods of operating a serial interconnect interface provide for generating a pulse in response to a state change in a data signal of the serial interface interconnect, and transmitting the pulse from a physical layer of the serial interconnect interface to a link layer of the serial interconnect interface. The duration of the pulse can be selected based on whether the state change corresponds to an end of packet (EOP) condition. In addition, the data signal may include a non return to zero invert (NRZI) encoded signal, wherein the pulse is part of a digital NRZI signal.

Digital NRZI signal for serial interconnect communications between the link layer and physical layer

An apparatus may comprise first circuitry arranged to draw current from a charging source at multiple current levels and second circuitry arranged to determine a charging current capacity of the charging source using the first circuitry.

Method and apparatus for managing charging current

A power control manager includes a processor to compute available power from a power source and a comparator to compare the available power to an amount of power to concurrently operate a plurality of sub-systems of an electronic device at full or a predetermined power. The processor generates one or more control signals in response to a decision signal output from the comparator. The control signals may indicate that a maximum power setting is to be set for a first sub-system and a reduced non-zero power setting is to be set for a second sub-system of the plurality of sub-systems. The sub-systems may be different sub-systems of a smartphone or another electronic device.

System and method for determining multiple power levels of the sub-systems based on a detected available power and prestored power setting information of a plurality of different combinations of the sub-systems

A technique includes receiving an indication of a thermal event in a processor. The processor is part of a computer system. In response to the indication, the processor is powered down, and subsequent to the powering down of the processor, other components of the computer are powered down.

Growing community of inventors

Portland, OR, United States of America

Paul S Durley