International Business Machines Corporation

Paul Richard Schwartz

Lansing Dunn Pickup

Todd William Westervelt

A Verilog simulation method significantly reduces scenario execution time of very large scale integrated (VLSI) logic models that contain high numbers of sequential devices. A computer implemented method saves the state of sequential devices into a file at a chosen point in a simulation scenario and then inputs this file to initialize another simulation scenario. The method has the ability to utilize the user defined primitive (UDP) model data for the sequential devices present in the technology library. However, using the standard data structure available in the programming language interface (PLI), it is not possible to uniquely identify individual UDPs. UDPs have the characteristic of having only one output each. Therefore, it is possible to uniquely identify each UDP by the net name which is connected to this output. An exception to this is the situation where two or more like-named UDP outputs are connected to the same net. This is not considered a problem to this implementation, since the simulation execution will resolve the nets to one value (no checking is required).

Growing community of inventors

Williston, VT, United States of America

Paul Richard Schwartz