Unisys Corporation

Other

Paul N Israel

Greggory D Donley

Manoj Gujral

A multi-clock pulse synchronizer circuit with and IN-section receiving and storing prescribed in-pulses and input clock signals and responsively outputting intermediate pulses; and an OUT-section for receiving and storing the intermediate pulses, synchronous with certain output clock signals and processing them to generate certain output-signals, for better avoiding metastability.

Methods to avoid instability

A method of arranging and operating a cache in a multi-processor computer system with N local processors, where a requesting device can request a cycle to be issued, where the method involves 'posting' the 'cycles', while also storing information for completing a cycle in a Queue and causing the requesting device to be issued 'termination' immediately, rather than waiting for the cycle to reach its destination.

Method for cycle request with quick termination without waiting for the

Described are techniques to stabilize storage devices receiving signals from plural asynchronous docks, especially to avoid 'metastability', in particular, a multi-dock pulse synchronizer circuit with an IN-section for receiving and storing prescribed impulses and input cock signals, and for responsively outputting intermediate signals: and an OUT-section for receiving and storing the intermediate pulses, synchronous with certain output clock signals and processing them to generate certain output-signals which avoid metastability.

Growing community of inventors

Sunnyvale, CA, United States of America

Paul N Israel