Em Microelectronic-marin Sa

Marvell International Limited

Paul Muller

Goran Stojanovic

Thomas B Cho

Christophe Entringer

Thomas Coulot

Christian Lamothe

Pierre Muller

Juergen Riedel

Jan Bicak

Arthur Hugh Macdougall

Jürgen Riedel

An RFID assembly and an assembly method thereof are provided. The assembly method for an RFID assembly comprises a step of providing at least one integrated circuit which includes at least one IC contact and at least one dielectric layer, and a deposition of at least one electrical contact and of at least one re-passivation layer. The at least one electrical contact is deposited on at least one first portion and the at least one re-passivation layer is deposited on at least one second portion, which is distinct of the at least one first portion.

RFID assembly and assembly method thereof

A method provides a tamper loop status of a radio-frequency transponder to a reader. The transponder communicates with the reader at a first frequency according to a first communication protocol. The transponder includes a first non-volatile memory for storing a first set of data of the first communication protocol. The first memory includes a user memory having two portions and each portion includes a data item specific to a status of the tamper loop. The method is performed by the transponder after receiving a request according to the first protocol to read the user memory and includes generating a logical view of the user memory, the logical view including only one of the two portions that is selected according to a value of a binary parameter representative of a status of the tamper loop. The method also includes providing the logical view to the reader via the first protocol.

Method for providing a reader with a tamper loop status of a radio-frequency transponder

A dual communication frequency RFID circuit includes a logic unit for processing data signals received or transmitted at a first frequency by a first antenna or at a second frequency by a second antenna, and a unit for managing the state of a tamper loop linked to the integrated circuit by two connection terminals. The management unit includes a first low-pass filter linked to a first connection terminal, a second low-pass filter linked to a second connection terminal, a current source for supplying a current through the first low-pass filter, a switch linked at the output of the second low-pass filter, and a first inverter connected between the current source and the first low-pass filter for supplying an output signal for the state of the tamper loop to the logic unit.

Dual communication frequency RFID circuit equipped with a tamper-evident loop

A multi-path amplifier can include a high frequency path, a low frequency path, and a summing node to sum an output from the high frequency path with an output from the low frequency path. The low frequency path can include a flicker noise reduction mechanism including an image band rejection mechanism. The low frequency path can include an in-phase path and a quadrature path.

Noise reduction in amplifier circuitry using single-sideband chopper stabilization

Growing community of inventors

Crissier, Switzerland

Paul Muller