Altera Corporation

Other

Microsemi Soc Corporation

Paul B Ekas

Zhi Y Wong

Sergey Yuryevich Shumarayev

David Lewis

Tien Duc Pham

Leon Zheng

Dirk Alan Reese

Richard M Swenson

Siew Leong Lam

G Richard Newell

Keen Yew Loke

Albert Lee

John C Cole, Iii

Kia Leong Tan

Steve L Holmes

A method for controlling the use of intellectual property (IP) in an individual integrated circuit includes loading data including the IP into the individual integrated circuit, loading an IP license certificate into the individual integrated circuit, the certificate including identification of the IP authorized for the individual integrated circuit, determining inside the individual integrated circuit whether the IP is authorized for the individual integrated circuit, enabling operation of the individual integrated circuit if the IP circuit is authorized for use in the individual integrated circuit, and imposing a penalty on operation of the individual integrated circuit if the IP is not authorized for use in the individual integrated circuit.

Methods for controlling the use of intellectual property in individual integrated circuit devices

A robotic mechanical manipulator structure includes a first link and a second link rotatably coupled to the first link by a rotatable joint. A first high hardness cable guide is disposed in the first link. A first cable is connected between the first link and the second link to move the first link relative to the second link in a first direction around the joint, the first cable connected to the first link at a first anchor point, and passing through the first high hardness cable guide in the second link.

Link structure and assembly including cable guide system for robotic mechanical manipulator structure

A robotic gripper includes a gripper palm, a first pair of adjacent fingers extending from the palm, each finger in the first pair of fingers including a first link coupled to a second link by a rotatable joint, and a second pair of adjacent fingers extending from the palm, each finger in the second pair of fingers including a first link coupled to a second link by a rotatable joint. A web member is attached to the first pair of adjacent fingers, the web member having a web portion having a gripping face, the web portion disposed between a first one of the first pair of adjacent fingers and a second one of the second pair of adjacent fingers.

Robotic grippers including finger webbing for improved grasping

Integrated circuits with memory circuitry may include error detection circuitry and error correction circuitry. The error detection circuitry may be used to detect soft errors in the memory circuitry. The error detection circuitry may include logic gates that are used to perform parity checking. The error detection circuitry may have an interleaved structure to provide interleaved data bit processing, may have a tree structure to reduce logic gate delays, and may be pipelined to optimize performance. The memory circuitry may be loaded with interleaved parity check bits in conjunction with the interleaved structure to provide multi-bit error detection capability. The parity check bits may be precomputed using design tools or computed during device configuration. In response to detection of a memory error, the error correction circuitry may be used to scan desired portions of the memory circuitry and to correct the memory error.

Error detection and correction circuitry

A robot mechanism includes a link formed from a first segment abutting a second segment at opposing faces thereof, at least one tendon passing from the first segment into the second segment, wherein the first segment is held in contact with the second segment by tension applied to the at least one segment.

Tendon based robotic fingers having shock absorbing and self re-aligning features

A phase-locked loop circuit includes phase detection circuitry to generate a first control signal based on a phase comparison between first and second periodic signals. An oscillator circuit causes a frequency of a third periodic signal to vary based on the first control signal. A frequency divider circuit divides the frequency of the third periodic signal by a frequency division value to generate a frequency of the second periodic signal. A delta sigma modulator circuit controls the frequency division value based on second control signals. First storage circuits store the second control signals based on third control signals in response to a fourth periodic signal. A second storage circuit stores an output signal based on a fourth control signal. The fourth periodic signal is generated based on the output signal of the second storage circuit.

Techniques for generating fractional periodic signals

Techniques for sampling input data streams with an integrated circuit (IC) are provided. The technique includes receiving a first input stream at a first operating rate. The first input stream is transmitted to a plurality of subsequent transceiver channels on the IC. The first input stream is then sampled at a second operating rate at each of the plurality of subsequent transceiver channels with each of the plurality of subsequent transceiver channels outputting a data stream at the second operating rate. The data stream from each of the plurality of subsequent transceiver channels is adjusted. A data stream from one of the plurality of subsequent transceiver channels is selected as an output of the IC.

Techniques for oversampling a data stream in an integrated circuit

A demultiplexer circuit separates input data having different data rates into output data. A phase-locked loop circuit generates first clock signals having average frequencies that are based on a frequency of a second clock signal times a fractional, non-integer number. A serializer circuit serializes a set of the output data to generate serial data signals in response to one of the first clock signals generated by the phase-locked loop circuit.

A method to configure a programmable device is disclosed. The method includes receiving a scrambled configuration data at the programmable device. A bit sequence of a device tag that is stored in the programmable device is verified by determining whether the bit sequence of the device tag stored in the programmable device matches a bit sequence of a device tag within the scrambled configuration data. If the bit sequences match, the scrambled configuration data is transferred to a data re-formatter for descrambling. The descrambled configuration data is then transferred to a configuration memory of the programmable device. Circuitry that enables the method is also disclosed.

Apparatus and a method to configure a programmable device

A neuron for an artificial neural network provides digital weighting of input signals at a common portion of the neuron rather than at each synapse. The neuron is adapted for use of differential signals, and the weighting may be provided by field effect transistors of different widths, by subtracting a plurality of differential signal components from an opposite most significant component, or by subtracting one half of a differential signal component from the opposite next most significant component. The neuron may provide binary sign selection and digit selection by switching input and reference signals at each synapse.

Growing community of inventors

Seattle, WA, United States of America

Paul B Ekas