Thales

Patrick Gremillet

Bernard Ledain

A package, able to encapsulate at least one component, forming a closed cavity of Faraday cage type having side walls resting on a base and that are surmounted by a cover, wherein at least one of the side walls includes exterior electrical connection elements linked electrically to the interior of the cavity, the exterior connection elements able to interconnect with an exterior circuit such that the side wall faces the exterior circuit when the exterior connection elements are interconnected with the circuit.

Hyperfrequency housing occupying a small surface area and mounting of such a housing on a circuit

The sample-and-hold device comprises a holding capacitor and operates according to a track phase during which the voltage on the terminals of the capacitor tracks the input signal and according to a hold phase during which the capacitor is isolated from the input signal, it comprises: a differential pair comprising a first transistor Qand a second transistor Qconnected as common emitters, the collector of the transistor Qbeing connected to the holding capacitor, the input signal being applied to the base of the transistor Q; a third transistor Q, of which the base is connected to the collector of the transistor Qand the emitter is connected to the base of the transistor Q, the signal present on the emitter of the transistor Qforming the output signal of the sample-and-hold device; a current source I connected to the collector of the transistor Q; during the track phase, the differential pair Q, Qbeing supplied by a currentI, the transistor Qbeing charged by the current source and by the holding capacitor, during the hold phase, the currentI supplying the differential pair Q, Qbeing disconnected and the holding capacitor being charged by two opposite currents having the same value, equal to the current I of the source.

Compact sample-and-hold device

A method for generating a digital signal representative of the pairing error between the channels of an analog digital conversion system with time interleaving, and a method for suppressing the errors thus calculated and an analog digital conversion system with time interleaving using same. The method comprises determining a spectrum (-) of the digital signal as a function of a frequency response of the analog digital conversion system with time interleaving (CAN) to at least one analog calibration signal (IC), and generating a 'comb' signal whose spectrum is composed of frequency lines kFs/N, where Fs is a sampling frequency and N a number of channels of the analog digital conversion system with time interleaving, and whose amplitude is dependent on the frequency response of the analog digital converter.

Method of generating a digital signal that is representative of match errors in an analog digital conversion system with the time interleaving, and an analog digital converter with time interleaving using same

Growing community of inventors

Elancourt, France

Patrick Gremillet