Infineon Technologies LLC

Patrick F O'connell

Shan Sun

Alan D DeVilbiss

Fan Chu

Kapil Jain

Edwin Kim

Franklin Brodsky

A method of operating a memory device that includes the steps of receiving a read command and a target address in a non-volatile memory (NVM) array, in which the NVM array is divided into a plurality of blocks based on row and column addresses, performing a read operation on NVM cells in the target address and coupling an output of each NVM cell read to a sensing circuit, generating a local reference voltage based on a base reference voltage and an adjustment reference voltage corresponding to the target address of the NVM cells being read and a block that the NVM cells belong thereto, and offsetting the base reference voltage with the adjustment reference voltage, and coupling the local reference voltage to the sensing circuit. Other embodiments are also described.

Growing community of inventors

Monument, CO, United States of America

Patrick F O'connell