Microchip Technology Inc.

Patrick Bailey

Larrie Simon Carr

Sanjay Goyal

System and method for analyzing CXL flits at read bypass detection logic to identify bypass memory read requests and transmitting the identified bypass memory read requests over a read request bypass path directly to a transaction/application layer of the CXL memory controller, wherein the read request bypass path does not include an arbitration/multiplexing layer and a link layer of the CXL memory controller, thereby reducing the latency inherent in a CXL memory controller.

Growing community of inventors

Coquitlam, Canada

Patrick Bailey