Qualcomm Technologies, Inc.

Arteris, Inc.

Pascal Godet

Xavier Van Ruymbeke

Xavier Loic Leloup

Daniel Michel

Philippe Boucard

Luc Montperrus

A method and NoC design tool is disclosed that automatically maps the paths listed in a timing report and the unit size in an area report to the topology of a NoC and displays the paths and unit sizes in a GUI. The tool can also automatically add pipeline stages, separated by the maximum delay allowed in the timing budget, in order to achieve timing closure in an automated way.

Display and automatic improvement of timing and area in a network-on-chip

An electronic memory device includes a bank of memories provided with a cache, a sequencer for providing physical access to said bank of memories, a physical interface for receiving high level memory access requests, a request manager between the physical interface and the sequencer, said request manager includes an input queue for storing the high level memory access requests and an arbitration function which takes account of the data of the cache and the data of the input queue to designate a request which is to be executed, thus allowing the memory bank, the sequencer and the request manager to be provided on a single chip, the physical interface providing the connection of the chip with the outside.

Electronic memory device

Growing community of inventors

Jouy en Josas, France

Pascal Godet