Integrated Device Technology, Inc.

Onchuen (Daryn) Lau

Christopher I W Norrie

Gene K Chui

Matthew D Ornes

Robert James Divivier

Chris D Bergen

King-Shing (Frank) Chui

A programmably sliceable switch-fabric unit (PSSU) and methods of use are disclosed. An N&#xd7;N' switch matrix is programmably made to operate as if it were a plurality of S&#xd7;S&#x2032; virtual switch slices, where S&#x3c;N and S&#x2032;&#x3c;N&#x2032;. Ingressing requests each specify an egress path (unicast mode) or plural egress paths (multicast mode) in terms of one or more relative egress port numbers. A request translator converts relative egress port numbers into absolute egress port numbers by determining what virtual slice each request belongs to. The translated egress requests are handed off to an arbitration and/or scheduling mechanism for further processing. If the translated request is granted, the corresponding payload egresses through the actual egress port(s) which the translated request asked for. An inventory of PSSU's may be distributed in accordance with the disclosure to segmented markets such that each PSSU can service the specific needs of a market, be it providing a plurality of 4&#xd7;4 switch slices, 8&#xd7;8 switch slices, 16&#xd7;16 switch slices, or otherwise. In one embodiment, virtual slices are distributed throughout a physical switch-matrix so as to minimize pinout crossover for external line card units.

Programmably sliceable switch-fabric unit and methods of use

In a system having independently-clocked job-performing circuits (e.g., payload processors) and independently-clocked job-ordering circuits (e.g., request and payload suppliers), coordinating mechanisms are provided for coordinating exchanges between the independently-clocked circuits. The coordinating mechanisms include those that use transmitted time-stamps for scheduling contention-free performances within the job-performing circuits of requested jobs. The coordinating mechanisms additionally or alternatively include static and dynamic rate constraining means that are configured to prevent a faster-clocked one of the independently-clocked circuits from overwhelming a more slowly-clocked other of the independently-clocked circuits. In one implementation, independently-clocked telecommunication-shelves house a distributed set of line cards and switch cards. An asynchronous interconnect is provided between the independently-clocked shelves for carrying job requests and payload data between the distributed line cards and the distributed switch cards. The multi-shelf system is scalable and robust because additional or replacement line and switch cards may be inserted into one or another of the independently-clocked shelves as desired and because a unified clock-tree is not needed for synchronizing activities within the interconnected, but independently clocked shelves.

Variably delayable transmission of packets between independently clocked source, intermediate, and destination circuits while maintaining orderly and timely processing in one or both of the intermediate and destination circuits

A digital switching system comprises: (a) a line card layer containing a plurality of real or virtual line cards; (b) a switch card layer containing a plurality of real or virtual switch cards; and (c) an interface layer interposed between the line card layer and the switch card layer for providing serialization support services so that one or more of the line cards and switch cards can be operatively and conveniently disposed in a first shelf or on a first backplane that is spaced apart from a second shelf or from a second backplane supporting others of the line cards and/or switch cards. Such an arrangement allows for scalable expansion of the switching system in terms of number of lines served and/or transmission rates served. The flexibility of the system is owed in part to payload data being carried within payload-carrying regions of so-called ZCell signals as the payload data moves between the line card layer and the switch fabric layer.

Growing community of inventors

Saratoga, CA, United States of America

Onchuen (Daryn) Lau