Intel Corporation

Omkar Maslekar

Andrew J Herdrich

Edwin Verplanke

Rahul R Shah

Jeffrey D Chamberlain

Priya Autee

Examples described herein relate to a manner of demoting multiple cache lines to shared memory. In some examples, a shared cache is accessible by at least two processor cores and a region of the cache is larger than a cache line and is designated for demotion from the cache to the shared cache. In some examples, the cache line corresponds to a memory address in a region of memory. In some examples, an indication that the region of memory is associated with a cache line demote operation is provided in an indicator in a page table entry (PTE). In some examples, the indication that the region of memory is associated with a cache line demote operation is based on a command in an application executed by a processor. In some examples, the cache is an level 1 (L1) or level 2 (L2) cache.

Growing community of inventors

Chandler, AZ, United States of America

Omkar Maslekar